xiemeng / Optek_sdk_131 · Commits

Commit 9667561febea104c537e567e6b3ff5eed92f79b6

Authored by LuoZheSi
1 parent a80d1059

fix(optek link mic):close dma8 in slave of optek link mic dma8

Inline Side-by-side
Showing 1 changed file with 6 additions and 0 deletions
@@ -143,17 +143,23 @@ void app_dac_init (void) @@ -143,17 +143,23 @@ void app_dac_init (void)
143 143
144 #ifdef I2S1_DATA_OUT 144 #ifdef I2S1_DATA_OUT
145 DMA_Channel0_Init((U32 *)DA_I2S_OUT_FIFO_ADDR, (U32 *)awOutStore.awOutSampleStore[0], DAC_OUT_FRAME_SZIE/4, SOURCE_DMA_IIS1_OUT); 145 DMA_Channel0_Init((U32 *)DA_I2S_OUT_FIFO_ADDR, (U32 *)awOutStore.awOutSampleStore[0], DAC_OUT_FRAME_SZIE/4, SOURCE_DMA_IIS1_OUT);
  146 + #ifndef OPL_MODE_WIRELESS_MIC
146 if (app_main_data.share_link_role == SL_ROLE_SLAVE) 147 if (app_main_data.share_link_role == SL_ROLE_SLAVE)
147 DMA_Channel8_Init((U32 *)DA_SPDIF_OUT_FIFO_ADDR, (U32 *)awOutStore.awOutSampleStore[0], DAC_OUT_FRAME_SZIE/4, SOURCE_DMA_SPDIF_DAC_OUT); 148 DMA_Channel8_Init((U32 *)DA_SPDIF_OUT_FIFO_ADDR, (U32 *)awOutStore.awOutSampleStore[0], DAC_OUT_FRAME_SZIE/4, SOURCE_DMA_SPDIF_DAC_OUT);
  149 + #endif
148 #else 150 #else
149 #ifdef AUDIO_PWM_OUTPUT 151 #ifdef AUDIO_PWM_OUTPUT
150 DMA_Channel0_Init((U32 *)DA_PP_CLASSD_FIFO_ADDR, (U32 *)awOutStore.awOutSampleStore[0], DAC_OUT_FRAME_SZIE/4, SOURCE_DMA_DA_PP); 152 DMA_Channel0_Init((U32 *)DA_PP_CLASSD_FIFO_ADDR, (U32 *)awOutStore.awOutSampleStore[0], DAC_OUT_FRAME_SZIE/4, SOURCE_DMA_DA_PP);
  153 + #ifndef OPL_MODE_WIRELESS_MIC
151 if (app_main_data.share_link_role == SL_ROLE_SLAVE) 154 if (app_main_data.share_link_role == SL_ROLE_SLAVE)
152 DMA_Channel8_Init((U32 *)DA_SPDIF_OUT_FIFO_ADDR, (U32 *)awOutStore.awOutSampleStore[0], DAC_OUT_FRAME_SZIE/4, SOURCE_DMA_SPDIF_DAC_OUT); 155 DMA_Channel8_Init((U32 *)DA_SPDIF_OUT_FIFO_ADDR, (U32 *)awOutStore.awOutSampleStore[0], DAC_OUT_FRAME_SZIE/4, SOURCE_DMA_SPDIF_DAC_OUT);
  156 + #endif
153 #else 157 #else
154 DMA_Channel0_Init((U32 *)DA_SPDIF_OUT_FIFO_ADDR, (U32 *)awOutStore.awOutSampleStore[0], DAC_OUT_FRAME_SZIE/4, SOURCE_DMA_SPDIF_DAC_OUT); 158 DMA_Channel0_Init((U32 *)DA_SPDIF_OUT_FIFO_ADDR, (U32 *)awOutStore.awOutSampleStore[0], DAC_OUT_FRAME_SZIE/4, SOURCE_DMA_SPDIF_DAC_OUT);
  159 + #ifndef OPL_MODE_WIRELESS_MIC
155 if (app_main_data.share_link_role == SL_ROLE_SLAVE) 160 if (app_main_data.share_link_role == SL_ROLE_SLAVE)
156 DMA_Channel8_Init((U32 *)DA_PP_CLASSD_FIFO_ADDR, (U32 *)awOutStore.awOutSampleStore[0], DAC_OUT_FRAME_SZIE/4, SOURCE_DMA_DA_PP); 161 DMA_Channel8_Init((U32 *)DA_PP_CLASSD_FIFO_ADDR, (U32 *)awOutStore.awOutSampleStore[0], DAC_OUT_FRAME_SZIE/4, SOURCE_DMA_DA_PP);
  162 + #endif
157 #endif //AUDIO_PWM_OUTPUT 163 #endif //AUDIO_PWM_OUTPUT
158 #endif //I2S1_DATA_OUT 164 #endif //I2S1_DATA_OUT
159 165
Please register or login to post a comment