optek_link.h
17.9 KB
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
#ifndef OPTEK_LINK_H
#define OPTEK_LINK_H
#include "fifo.h"
#include "optek_link_config.h"
const char *optek_link_data_get(void);
const char *optek_link_time_get(void);
const char *optek_link_version_get(void);
typedef enum {
SPK_AND_TX_NOTSYNC,
SPK_AND_TX_SYNCING,
SPK_AND_TX_SYNCING_STEP2,
SPK_AND_TX_SYNCING_STEP3,
SPK_AND_TX_SYNCED,
}APK_AND_TX_SYNC_STATUS_ENUM;
extern volatile APK_AND_TX_SYNC_STATUS_ENUM spk_out_sync_w_tx_status;
extern u32 csb_rx_count;
extern FIFO audio_delay_fifo;
extern U16 lost_frame_count;
void csbm_tx_init(U16 sample_rate,U8 bt_src);
void csbm_put_tx_unencoded_data(short *ptr,U16 len);
void csbm_put_tx_encoded_data(short *ptr,U16 len);
void app_optek_link_role_sw(void);
void app_nav_optek_link_pairing(void);
void optek_link_master_enable(U32 sample_rate);
void optek_link_role_stop(void);
void optek_link_master_mode_sel2spr(U32 sample_rate);
void app_change_mode_req(u8 mode, u8 max_master_tx_len, u8 max_master_rx_len);
typedef struct {
U8 mode;
U8 master_max_tx_len;
U8 slave_max_tx_len;
} LINK_MODE_S;
extern U8 optek_link_mode;
//should set BLE_EXT_ADV_MASK
void optek_link_init(void);
#define OPTEK_LINK_MAX_SLOT
#define OPTEK_LINK_POWER 0x15
#define OPTEK_LINK_PARING_POWER 0x15
#define OPTEK_LINK_MASTER_NO_RX_LEN 0x06 //just for bt addr size
#define OPTEK_LINK_MASTER_RX_48K_5MS_ST_LEN 100 //160kbps
#define OPTEK_LINK_MASTER_RX_24K_10MS_MONO_LEN 50 //40kbps
#define OPTEK_LINK_MASTER_RX_24K_5MS_MONO_LEN 25 //40kbps
struct optek_link_setting_tag
{
uint8_t role; //optek link role
uint8_t mode; //optek link mode, just for master
uint8_t *btaddr; //optek link master addr or null in scan role, master role (using the deivce bt addr)
uint8_t *link_group; //optek link group, 24 bit random number
uint16_t window; //scan window, N * 0.625 ms, window > 4, window < interval
uint16_t interval; //scan interval, N * 0.625 ms, interval > 4
uint8_t tx_power; //optek link tx power
uint8_t paring_power; //optek link master paring power
uint8_t max_tx_len; //optek link master tx len
uint8_t max_rx_len; //optek link should has rx len to constarin rx timing, for master it should have one value, for slave 0->setting by the first rx len
uint8_t *max_multi_rx_len; //optek link should has rx len for every slot to constarin rx timing, for master it should have one value, for slave 0->setting by the first rx len
uint8_t logic_conn_addr; //multi link multi conn ( >2 ), 0xFF->dynamic
uint8_t logic_addr; //multi link multi conn ( >2 ), logic addr. 0->only rx, 0xFF->dynamic, max 4 based on application
uint8_t slave_rx_all; //multi link multi conn ( > 2), rx all packet
uint8_t rx_skip_disable; //test for slot timing
};
/*
* optek_link_par point to optek_link_env_tag
* id optek link id, OPTEK_LINK_H1 or OPTEK_LINK_H2
* return 1->succ, 0->fail
*/
u8 optek_link_set (struct optek_link_setting_tag *optek_link_setting, u8 id);
/*
* swap_cn < 0 slow, > 0 fast; (abs(swap_cn) - 1) swap count
* id optek link id, OPTEK_LINK_H1 or OPTEK_LINK_H2
*/
u8 optek_link_get_slave_time_sync_info (u32 *base_cnt_rxsync_1st, u16 *fine_cnt_rxsync_1st,
u32 *base_cnt_rxsync_last, u16 *fine_cnt_rxsync_last,
i32 *swap_cn, i16 *dyn_hus_cn_1st, i16 *dyn_hus_cn_last, u8 id);
u8 ld_acl_get_slave_time_sync_info (u32 *base_cnt_rxsync_1st, u16 *fine_cnt_rxsync_1st,
u32 *base_cnt_rxsync_last, u16 *fine_cnt_rxsync_last,
int32_t *swap_cn);
/*
* id optek link id, OPTEK_LINK_H1 or OPTEK_LINK_H2
*/
void optek_link_get_slave_time_sync_init (u8 id);
/*
* sync_mode 0->no sync, step = abs(sync_mode) and should <= 4,
* sync_mode > 0 -> +step(fast->slow) in one packet time, sync_mode < 0 -> -step(slow->fast) in one packet time
* sync_int Fext%Fdsp
* sync_frac Fext/Fdsp frac part
* act_id optek link id, OPTEK_LINK_H1 or OPTEK_LINK_H2
* retern 1->succ, others->fail
*/
uint8_t optek_link_set_master_tx_dynamic_sync (int8_t sync_mode, uint16_t sync_int, uint32_t sync_frac, uint8_t id);
/**
* enable 1 or 0
* percentage 0,1->full in the special slot, 2->1/2, 3->1/3.....
* time, 0->forever, others N x packet time (eg 2.5ms, 5ms..., based on mode)
* id OPTEK_LINK_H1 or OPTEK_LINK_H2
* return 1->succ, 0->fail
* */
u8 optek_link_set_master_paring (u8 enable, u8 percentage, u16 time, u8 id);
/**
* enable 1,0
* id OPTEK_LINK_H1 or OPTEK_LINK_H2
* return 1->succ, 0->fail
* */
u8 kBtHCI_optek_link_enable(u8 enable, u8 id);
void optek_link_search_end (void);
u8 optek_link_change_mode (u8 mode, u8 max_master_tx_len, u8 max_master_rx_len, u8 id);
u8 optek_link_role_change_slave_to_scan (u8 act_id);
/**
* sleep_time-> n * 0.3125 ms
* id OPTEK_LINK_H1 or OPTEK_LINK_H2
* return 1->succ, 0->fail
* */
u8 optek_link_set_master_sleep_time (u16 sleep_time, u8 id);
uint8_t optek_link_role_change_slave_to_scan (uint8_t act_id);
/*
#define TEST_MODE BC_SF48K_PT2P5MS
#define MASTER_MAX_TX_LEN 45 //144k
#define SLAVE_MAX_TX_LEN OPTEK_LINK_MASTER_NO_RX_LEN
*/
/*
#define TEST_MODE BC_SF44K_PT2P5MS
#define MASTER_MAX_TX_LEN 54 //160k
#define SLAVE_MAX_TX_LEN OPTEK_LINK_MASTER_NO_RX_LEN
*/
/*
#define TEST_MODE BC_SF32K_PT2P5MS
#define MASTER_MAX_TX_LEN 75 //160k
#define SLAVE_MAX_TX_LEN OPTEK_LINK_MASTER_NO_RX_LEN
*/
/*
#define TEST_MODE BC_SF48K_T5_R1_PT2P5MS
#define MASTER_MAX_TX_LEN 50
#define SLAVE_MAX_TX_LEN 6 //OPTEK_LINK_MASTER_NO_RX_LEN
*/
/*
#define TEST_MODE BC_SF44K_T5_R1_PT2P5MS
#define MASTER_MAX_TX_LEN 58
#define SLAVE_MAX_TX_LEN 6 //OPTEK_LINK_MASTER_NO_RX_LEN
*/
/*
#define TEST_MODE BC_SF32K_T5_R1_PT2P5MS
#define MASTER_MAX_TX_LEN 75
#define SLAVE_MAX_TX_LEN 6 //OPTEK_LINK_MASTER_NO_RX_LEN
*/
/*
#define TEST_MODE BC_SF48K_PT5MS
#define MASTER_MAX_TX_LEN 100
#define SLAVE_MAX_TX_LEN OPTEK_LINK_MASTER_NO_RX_LEN
*/
/*
#define TEST_MODE BC_SF48K_PT10MS
#define MASTER_MAX_TX_LEN 200
#define SLAVE_MAX_TX_LEN OPTEK_LINK_MASTER_NO_RX_LEN
*/
/*
#define TEST_MODE BC_SF44K_PT10MS
#define MASTER_MAX_TX_LEN 216
#define SLAVE_MAX_TX_LEN OPTEK_LINK_MASTER_NO_RX_LEN
*/
/*
#define TEST_MODE BC_SF32K_PT10MS
#define MASTER_MAX_TX_LEN 216
#define SLAVE_MAX_TX_LEN OPTEK_LINK_MASTER_NO_RX_LEN
*/
/*
#define TEST_MODE BC_SF48K_T7_PT5MS_LP
#define MASTER_MAX_TX_LEN 100
#define SLAVE_MAX_TX_LEN OPTEK_LINK_MASTER_NO_RX_LEN
*/
/*
#define TEST_MODE BC_SF44K_PT5MS
#define MASTER_MAX_TX_LEN 108
#define SLAVE_MAX_TX_LEN OPTEK_LINK_MASTER_NO_RX_LEN
*/
/*
#define TEST_MODE BC_SF32K_PT5MS
#define MASTER_MAX_TX_LEN 150
#define SLAVE_MAX_TX_LEN OPTEK_LINK_MASTER_NO_RX_LEN
*/
/*
#define TEST_MODE BC_SF48K_SBC_PT5MS
#define MASTER_MAX_TX_LEN 160
#define SLAVE_MAX_TX_LEN OPTEK_LINK_MASTER_NO_RX_LEN
*/
/*
#define TEST_MODE BC_SF44K_SBC_PT5MS
#define MASTER_MAX_TX_LEN 160
#define SLAVE_MAX_TX_LEN OPTEK_LINK_MASTER_NO_RX_LEN
*/
/*
#define TEST_MODE BC_SF32K_SBC_PT5MS
#define MASTER_MAX_TX_LEN 240
#define SLAVE_MAX_TX_LEN OPTEK_LINK_MASTER_NO_RX_LEN
*/
/*
#define TEST_MODE BC_SF48K_SBC_PT2P5MS
#define MASTER_MAX_TX_LEN 79
#define SLAVE_MAX_TX_LEN OPTEK_LINK_MASTER_NO_RX_LEN
*/
/*
#define TEST_MODE BC_SF44K_SBC_PT2P5MS
#define MASTER_MAX_TX_LEN 79
#define SLAVE_MAX_TX_LEN OPTEK_LINK_MASTER_NO_RX_LEN
*/
/*
#define TEST_MODE BC_SF32K_SBC_PT2P5MS
#define MASTER_MAX_TX_LEN 120
#define SLAVE_MAX_TX_LEN OPTEK_LINK_MASTER_NO_RX_LEN
*/
/*
#define TEST_MODE BC_SF48K_SBC_PT2P5MS
#define MASTER_MAX_TX_LEN 100
#define SLAVE_MAX_TX_LEN OPTEK_LINK_MASTER_NO_RX_LEN
*/
/*
#define TEST_MODE MIC_SF44K_SBC_PT2P5MS
#define MASTER_MAX_TX_LEN 56 //sbc mono
#define SLAVE_MAX_TX_LEN OPTEK_LINK_MASTER_NO_RX_LEN
*/
/*
#define TEST_MODE BC_SF48K_PT7P5MS
#define MASTER_MAX_TX_LEN 150 //lc3 160
#define SLAVE_MAX_TX_LEN OPTEK_LINK_MASTER_NO_RX_LEN
*/
#define TEST_MODE GAME_HEADPHONE_PT_5MS_LP
#define MASTER_MAX_TX_LEN 100
#ifdef UPSTREAM_SAMPLERATE_48k
#define SLAVE_MAX_TX_LEN 60
#else
#define SLAVE_MAX_TX_LEN 50
#endif
/*
//#define TEST_MODE SUBW_SF44K_PT2P5MS //(120/10) * 2
//#define TEST_MODE SUBW_SF48K_PT2P5MS //(120/10) * 2
#define TEST_MODE SUBW_SF32K_PT2P5MS //(120/10) * 2
#define MASTER_MAX_TX_LEN 24
//please note this mode is rx_resp, the first byte sent data should be rx status (set internally)
#define SLAVE_MAX_TX_LEN 6
*/
/*
//#define TEST_MODE TWS_SUBW_W_BT_SF48K //subw 48*5 =240, tws 245
//#define TEST_MODE TWS_SUBW_W_BT_SF44K
#define TEST_MODE TWS_SUBW_W_BT_T6_SF48K //subw 48*5 =240, tws 245
//#define TEST_MODE TWS_SUBW_W_BT_T6_SF44K
//#define TEST_MODE TWS_SUBW_W_BT_T5_SF48K //subw 48*5 =240, tws 245
//#define TEST_MODE TWS_SUBW_W_BT_T5_SF44K
#define MASTER_MAX_TX_LEN 245 //49*5
//please note this mode is rx_resp, the first byte sent data should be rx status (set internally)
#define SLAVE_MAX_TX_LEN 6
*/
/*
#define TEST_MODE TWS_SUBW_SF44K_PT5MS //subw (240/10) * 2 = 48 or tws 49
#define MASTER_MAX_TX_LEN 54 //tws 80k
//#define MASTER_MAX_TX_LEN 48 //subw
//please note this mode is rx_resp, the first byte sent data should be rx status (set internally)
#define SLAVE_MAX_TX_LEN 6
*/
/*
#define TEST_MODE TWS_SUBW_SF48K_PT5MS //subw (240/10) * 2 = 48 or tws 49
#define MASTER_MAX_TX_LEN 50 //tws 80k
//#define MASTER_MAX_TX_LEN 48 //subw
//please note this mode is rx_resp, the first byte sent data should be rx status (set internally)
#define SLAVE_MAX_TX_LEN 6
*/
/*
#define TEST_MODE TWS_SUBW_SF32K_PT5MS //subw (240/10) * 2 = 48 or tws 49
#define MASTER_MAX_TX_LEN 75 //tws 80k
//#define MASTER_MAX_TX_LEN 48 //subw
//please note this mode is rx_resp, the first byte sent data should be rx status (set internally)
#define SLAVE_MAX_TX_LEN 6
*/
/*
//#define TEST_MODE BC_MONO_W_BT_SF48K
//#define TEST_MODE BC_MONO_W_BT_SF44K
#define TEST_MODE BC_MONO_W_BT_T6_SF48K
//#define TEST_MODE BC_MONO_W_BT_T6_SF44K
//#define TEST_MODE BC_MONO_W_BT_T5_SF48K
//#define TEST_MODE BC_MONO_W_BT_T5_SF44K
#define MASTER_MAX_TX_LEN 245 //49*5
//please note this mode is rx_resp, the first byte sent data should be rx status (set internally)
#define SLAVE_MAX_TX_LEN OPTEK_LINK_MASTER_NO_RX_LEN
*/
/*
#define TEST_MODE BC_MONO_SF48K_PT5MS
#define MASTER_MAX_TX_LEN 50 //LC3 80k
#define SLAVE_MAX_TX_LEN OPTEK_LINK_MASTER_NO_RX_LEN
*/
/*
#define TEST_MODE BC_MONO_SF44K_PT5MS
#define MASTER_MAX_TX_LEN 54 //LC3 80k
#define SLAVE_MAX_TX_LEN OPTEK_LINK_MASTER_NO_RX_LEN
*/
/*
#define TEST_MODE BC_MONO_SF32K_PT5MS
#define MASTER_MAX_TX_LEN 75 //LC3 80k
#define SLAVE_MAX_TX_LEN OPTEK_LINK_MASTER_NO_RX_LEN
*/
/*
#define TEST_MODE IDLE_W_BT
#define MASTER_MAX_TX_LEN 6
#define SLAVE_MAX_TX_LEN 6
*/
/*
//#define TEST_MODE HUB_MIC_HEADPHONE_SF48K_PT5MS
#define TEST_MODE HUB_MIC_HEADPHONE_SF46p875K_PT5MS
#define MASTER_MAX_TX_LEN 90 //144kbps
#define SLAVE_MAX_TX_LEN 45
*/
/*
#define TEST_MODE HUB_HEADPHONE_SF46p875K_PT5MS
#define MASTER_MAX_TX_LEN 100 //160k
#define SLAVE_MAX_TX_LEN OPTEK_LINK_MASTER_NO_RX_LEN
*/
/*
#define TEST_MODE BC_SF48K_T7_R1_PT5MS
#define MASTER_MAX_TX_LEN 100
#define SLAVE_MAX_TX_LEN 6 //OPTEK_LINK_MASTER_NO_RX_LEN
*/
/*
#define TEST_MODE BC_SF44K_T7_R1_PT5MS
#define MASTER_MAX_TX_LEN 108
#define SLAVE_MAX_TX_LEN 6 //OPTEK_LINK_MASTER_NO_RX_LEN
*/
/*
#define TEST_MODE BC_SF32K_T7_R1_PT5MS
#define MASTER_MAX_TX_LEN 150
#define SLAVE_MAX_TX_LEN 6 //OPTEK_LINK_MASTER_NO_RX_LEN
*/
/*
#define TEST_MODE HUB_MIC_HEADPHONE_MONO_SF48K_PT5MS
#define MASTER_MAX_TX_LEN 45 //72kbps, maybe 80k
#define SLAVE_MAX_TX_LEN 45
*/
/*
#define TEST_MODE HUB_MICx2_HEADPHONE_MONO_SF24K_PT5MS
#define MASTER_MAX_TX_LEN 25
#define SLAVE_MAX_TX_LEN 25
*/
/*
#define TEST_MODE HUB_MICx2_SF24K_MONO_SPK_SF48K_PT5MS
#define MASTER_MAX_TX_LEN 40 //64k
#define SLAVE_MAX_TX_LEN 20 //64k
*/
/*
#define TEST_MODE WIRELESS_MIC_PT2P5MS_LP
#define MASTER_MAX_TX_LEN 30 //96k
#define SLAVE_MAX_TX_LEN OPTEK_LINK_MASTER_NO_RX_LEN
*/
/*
#define TEST_MODE WIRELESS_MIC_PT5MS_LP
#define MASTER_MAX_TX_LEN 50
#define SLAVE_MAX_TX_LEN OPTEK_LINK_MASTER_NO_RX_LEN
*/
/*
#define TEST_MODE WIRELESS_MIC_PT5MS_T11_LP
#define MASTER_MAX_TX_LEN 50
#define SLAVE_MAX_TX_LEN OPTEK_LINK_MASTER_NO_RX_LEN
*/
/*
#define TEST_MODE WIRELESS_MIC_PT2P5MS_T7R1
#define MASTER_MAX_TX_LEN 25 //80k
#define SLAVE_MAX_TX_LEN 2
*/
/*
#define TEST_MODE WIRELESS_MIC_PT5MS_T10_R2_LP
#define MASTER_MAX_TX_LEN 50
#define SLAVE_MAX_TX_LEN 2
*/
/*
#define TEST_MODE WIRELESS_MIC_48K_PT2P5MS_T7R1M
#define MASTER_MAX_TX_LEN 7 //6 bytes for paring, one byte for rx resp
#define SLAVE_MAX_TX_LEN 25 //80k
*/
/*
#define TEST_MODE WIRELESS_MIC_48K_PT5MS_T10_R2M_LP
#define MASTER_MAX_TX_LEN 6 //6 bytes for paring, one byte for rx resp
#define SLAVE_MAX_TX_LEN 50 //80k
*/
/*
#define TEST_MODE WIRELESS_MIC_48K_PT5MS_T11_R2M
#define MASTER_MAX_TX_LEN 6
#define SLAVE_MAX_TX_LEN 50 //80k
*/
/*
#define TEST_MODE WIRELESS_MIC_48K_PT7P5MS_T14_R2M_LP
#define MASTER_MAX_TX_LEN 6
#define SLAVE_MAX_TX_LEN 68 //72k
*/
/*
#define TEST_MODE WIRELESS_MICx2_PT2P5MS
#define MASTER_MAX_TX_LEN 25
#define SLAVE_MAX_TX_LEN OPTEK_LINK_MASTER_NO_RX_LEN
*/
/*
#define TEST_MODE WIRELESS_MICx2_PT5MS_LP
#define MASTER_MAX_TX_LEN 25
#define SLAVE_MAX_TX_LEN OPTEK_LINK_MASTER_NO_RX_LEN
*/
/*
#define TEST_MODE HUB_MIC_HEADPHONE_MONO_SF24K_PT5MS
#define MASTER_MAX_TX_LEN 25
#define SLAVE_MAX_TX_LEN 25
*/
/*
#define TEST_MODE WIRELESS_MICx2_24K_PT5MS_T7T7_R2M_LP
#define MASTER_MAX_TX_LEN 6
#define SLAVE_MAX_TX_LEN 25
*/
/*
#define TEST_MODE WIRELESS_MICx2_24K_PT7P5MS_T9T9_R2M_LP
#define MASTER_MAX_TX_LEN 6
#define SLAVE_MAX_TX_LEN 38
*/
/*
#define TEST_MODE WIRELESS_MICx2_24K_PT10MS_T11T11_R2M_LP
#define MASTER_MAX_TX_LEN 6
#define SLAVE_MAX_TX_LEN 50
*/
/*
#define TEST_MODE HUB_MIC_HEADPHONE_MONO_SF24K_PT10MS
#define MASTER_MAX_TX_LEN 50
#define SLAVE_MAX_TX_LEN 50
*/
/*
#define TEST_MODE HUB_MIC_MONO_SF24K_PT10MS
#define MASTER_MAX_TX_LEN 50
#define SLAVE_MAX_TX_LEN OPTEK_LINK_MASTER_NO_RX_LEN
*/
/*
#define TEST_MODE MULTI_MICx3_SF24K_PT5MS
#define MASTER_MAX_TX_LEN 25
#define SLAVE_MAX_TX_LEN 25
*/
/*
#define TEST_MODE HUB_MICx2_SF24K_MONO_SPK_SF48K_PT5MS
#define MASTER_MAX_TX_LEN 45 //144k
#define SLAVE_MAX_TX_LEN 23 //72k
*/
/*
#define TEST_MODE MULTI_MICx3_SF24K_PT10MS
#define MASTER_MAX_TX_LEN 50
#define SLAVE_MAX_TX_LEN 50
*/
/*
#define TEST_MODE MULTI_MICx3_SF24K_PT7P5MS
#define MASTER_MAX_TX_LEN 38
#define SLAVE_MAX_TX_LEN 38
*/
/*
#define TEST_MODE GAME_HEADPHONE_PT7P5MS_T7R3E
#define MASTER_MAX_TX_LEN 150
#define SLAVE_MAX_TX_LEN 75
*/
/*
#define TEST_MODE GAME_HEADPHONE_PT7P5MS_T6R4Ex2
#define MASTER_MAX_TX_LEN 150
#define SLAVE_MAX_TX_LEN 75
*/
/*
#define TEST_MODE BT_SHARED_CONNN_2
#define MASTER_MAX_TX_LEN 192
#define SLAVE_MAX_TX_LEN 6
*/
/*
#define TEST_MODE BT_SHARED_CONNN
#define MASTER_MAX_TX_LEN 192
#define SLAVE_MAX_TX_LEN OPTEK_LINK_MASTER_NO_RX_LEN
*/
//verify end
/*
#define TEST_MODE HUB_MICx2_HEADPHONE_MONO_SF24K_PT5MS
#define MASTER_MAX_TX_LEN 25
#define SLAVE_MAX_TX_LEN 25
*/
#endif