~reg_base_after_precompile.tmp
8 KB
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
#line 1 ".\\~reg_base_after_transform.tmp"
#line 1 ".\\.\\hal\\system\\regbase\\inc\\reg_base_mt6261.h"
#line 106 ".\\.\\hal\\system\\regbase\\inc\\reg_base_mt6261.h"
#line 117 ".\\.\\hal\\system\\regbase\\inc\\reg_base_mt6261.h"
#line 132 ".\\.\\hal\\system\\regbase\\inc\\reg_base_mt6261.h"
#line 148 ".\\.\\hal\\system\\regbase\\inc\\reg_base_mt6261.h"
#line 161 ".\\.\\hal\\system\\regbase\\inc\\reg_base_mt6261.h"
#line 172 ".\\.\\hal\\system\\regbase\\inc\\reg_base_mt6261.h"
#line 208 ".\\.\\hal\\system\\regbase\\inc\\reg_base_mt6261.h"
#line 220 ".\\.\\hal\\system\\regbase\\inc\\reg_base_mt6261.h"
#line 235 ".\\.\\hal\\system\\regbase\\inc\\reg_base_mt6261.h"
#line 251 ".\\.\\hal\\system\\regbase\\inc\\reg_base_mt6261.h"
#line 263 ".\\.\\hal\\system\\regbase\\inc\\reg_base_mt6261.h"
#line 274 ".\\.\\hal\\system\\regbase\\inc\\reg_base_mt6261.h"
#line 2 ".\\~reg_base_after_transform.tmp"
typedef struct dummy_reg
{
int VERSION_base_decl = (0xA0000000);
int CONFIG_base_decl = (0xA0010000);
int GPIO_base_decl = (0xA0020000);
int RGU_base_decl = (0xA0030000);
int EMI_base_decl = (0xA0050000);
int CIRQ_base_decl = (0xA0060000);
int DMA_base_decl = (0xA0070000);
int UART1_base_decl = (0xA0080000);
int UART2_base_decl = (0xA0090000);
int UART3_base_decl = (0xA00A0000);
int BTIF_base_decl = (0xA00B0000);
int GPT_base_decl = (0xA00C0000);
int KP_base_decl = (0xA00D0000);
int PWM_base_decl = (0xA00E0000);
int SIM_base_decl = (0xA00F0000);
int SIM2_base_decl = (0xA0100000);
int SEJ_base_decl = (0xA0110000);
int I2C_base_decl = (0xA0120000);
int MSDC_base_decl = (0xA0130000);
int SFI_base_decl = (0xA0140000);
int MIXED_base_decl = (0xA0170000);
int PLL_base_decl = (0xA0170000);
int MCU_TOPSM_base_decl = (0xA0180000);
int EFUSE_base_decl = (0xA01C0000);
int SPI_base_decl = (0xA01E0000);
int OSTIMER_base_decl = (0xA01F0000);
int ANALOG_MAP__base_decl = (0xA0210000);
int MCU_MBIST_base_decl = (0xA0220000);
int FSPI_MAS_base_decl = (0xA0260000);
int MSDC2_base_decl = (0xA0270000);
int PWM2_base_decl = (0xA0280000);
int SPI_SLAVE_base_decl = (0xA0290000);
int I2C_18V_base_decl = (0xA02A0000);
int ROT_DMA_base_decl = (0xA0400000);
int CRZ_base_decl = (0xA0410000);
int CAMERA_base_decl = (0xA0420000);
int CAM_base_decl = (0xA0420000);
int SCAM_base_decl = (0xA0430000);
int G2D_base_decl = (0xA0440000);
int LCD_base_decl = (0xA0450000);
int MMSYS_MBIST_base_decl = (0xA0460000);
int MM_COLOR_base_decl = (0xA0470000);
int MMSYS_CONFIG_base_decl = (0xA0480000);
int ARM_CONFG_base_decl = (0xA0500000);
int BOOT_ENG_base_decl = (0xA0510000);
int CDCMP_base_decl = (0xA0520000);
int L1_CACHE_base_decl = (0xA0530000);
int MPU_base_decl = (0xA0540000);
int PMU_base_decl = (0xA0700000);
int RTC_base_decl = (0xA0710000);
int ABBSYS_base_decl = (0xA0720000);
int ANA_CFGSYS_base_decl = (0xA0730000);
int PWM_2CH_base_decl = (0xA0740000);
int ACCDET_base_decl = (0xA0750000);
int ADIE_CIRQ_base_decl = (0xA0760000);
int AUXADC_base_decl = (0xA0790000);
int USB_base_decl = (0xA0900000);
int USB_SIFSLV_base_decl = (0xA0910000);
int DMA_AHB_base_decl = (0xA0920000);
int BT_CONFG_base_decl = (0xA3300000);
int BT_CIRQ_base_decl = (0xA3310000);
int BT_DMA_base_decl = (0xA3320000);
int BT_BTIF_base_decl = (0xA3330000);
int BT_PKV_base_decl = (0xA3340000);
int BT_TIM_base_decl = (0xA3350000);
int BT_RF_base_decl = (0xA3360000);
int BT_MODEM_base_decl = (0xA3370000);
int BT_DBGIF_base_decl = (0xA3380000);
int BT_MBIST_CONFG__base_decl = (0xA3390000);
int IDMA_base_decl = (0x82000000);
int DPRAM_CPU_base_decl = (0x82200000);
int AHB2DSPIO_base_decl = (0x82800000);
int MD2GCONFG_base_decl = (0x82C00000);
int MD2G_MBIST_CONFG_base_decl = (0x82C10000);
int APC_base_decl = (0x82C30000);
int CSD_ACC_base_decl = (0x82C70000);
int SHARE_base_decl = (0x82CA0000);
int IRDMA_base_decl = (0x82CB0000);
int PATCH_base_decl = (0x82CC0000);
int AFE_base_decl = (0x82CD0000);
int BFE_base_decl = (0x82CE0000);
int MDCONFIG_base_decl = (0x83000000);
int MODEM_MBIST_CONFIG_base_decl = (0x83008000);
int MODEM2G_TOPSM_base_decl = (0x83010000);
int TDMA_base_decl = (0x83020000);
int SHAREG2_base_decl = (0x83030000);
int DIVIDER_base_decl = (0x83040000);
int FCS_base_decl = (0x83050000);
int GCU_base_decl = (0x83060000);
int BSI_base_decl = (0x83070000);
int BPI_base_decl = (0x83080000);
int VERSION_SD_base_decl = (0xA0000000);
int CONFIG_SD_base_decl = (0xA0010000);
int GPIO_SD_base_decl = (0xA0020000);
int RGU_SD_base_decl = (0xA0030000);
int EMI_SD_base_decl = (0xA0050000);
int CIRQ_SD_base_decl = (0xA0060000);
int DMA_SD_base_decl = (0xA0070000);
int UART1_SD_base_decl = (0xA0080000);
int UART2_SD_base_decl = (0xA0090000);
int UART3_SD_base_decl = (0xA00A0000);
int BTIF_SD_base_decl = (0xA00B0000);
int GPT_SD_base_decl = (0xA00C0000);
int KP_SD_base_decl = (0xA00D0000);
int PWM_SD_base_decl = (0xA00E0000);
int SIM_SD_base_decl = (0xA00F0000);
int SIM2_SD_base_decl = (0xA0100000);
int SEJ_SD_base_decl = (0xA0110000);
int I2C_SD_base_decl = (0xA0120000);
int MSDC_SD_base_decl = (0xA0130000);
int SFI_SD_base_decl = (0xA0140000);
int MIXED_SD_base_decl = (0xA0170000);
int PLL_SD_base_decl = (0xA0170000);
int MCU_TOPSM_SD_base_decl = (0xA0180000);
int EFUSE_SD_base_decl = (0xA01C0000);
int SPI_SD_base_decl = (0xA01E0000);
int OSTIMER_SD_base_decl = (0xA01F0000);
int ANALOG_MAP__SD_base_decl = (0xA0210000);
int MCU_MBIST_SD_base_decl = (0xA0220000);
int FSPI_MAS_SD_base_decl = (0xA0260000);
int MSDC2_SD_base_decl = (0xA0270000);
int PWM2_SD_base_decl = (0xA0280000);
int SPI_SLAVE_SD_base_decl = (0xA0290000);
int I2C_18V_SD_base_decl = (0xA02A0000);
int ROT_DMA_SD_base_decl = (0xA0400000);
int CRZ_SD_base_decl = (0xA0410000);
int CAMERA_SD_base_decl = (0xA0420000);
int CAM_SD_base_decl = (0xA0420000);
int SCAM_SD_base_decl = (0xA0430000);
int G2D_SD_base_decl = (0xA0440000);
int LCD_SD_base_decl = (0xA0450000);
int MMSYS_MBIST_SD_base_decl = (0xA0460000);
int MM_COLOR_SD_base_decl = (0xA0470000);
int MMSYS_CONFIG_SD_base_decl = (0xA0480000);
int ARM_CONFG_SD_base_decl = (0xA0500000);
int BOOT_ENG_SD_base_decl = (0xA0510000);
int CDCMP_SD_base_decl = (0xA0520000);
int L1_CACHE_SD_base_decl = (0xA0530000);
int MPU_SD_base_decl = (0xA0540000);
int PMU_SD_base_decl = (0xA0700000);
int RTC_SD_base_decl = (0xA0710000);
int ABBSYS_SD_base_decl = (0xA0720000);
int ANA_CFGSYS_SD_base_decl = (0xA0730000);
int PWM_2CH_SD_base_decl = (0xA0740000);
int ACCDET_SD_base_decl = (0xA0750000);
int ADIE_CIRQ_SD_base_decl = (0xA0760000);
int AUXADC_SD_base_decl = (0xA0790000);
int USB_SD_base_decl = (0xA0900000);
int USB_SIFSLV_SD_base_decl = (0xA0910000);
int DMA_AHB_SD_base_decl = (0xA0920000);
int BT_CONFG_SD_base_decl = (0xA3300000);
int BT_CIRQ_SD_base_decl = (0xA3310000);
int BT_DMA_SD_base_decl = (0xA3320000);
int BT_BTIF_SD_base_decl = (0xA3330000);
int BT_PKV_SD_base_decl = (0xA3340000);
int BT_TIM_SD_base_decl = (0xA3350000);
int BT_RF_SD_base_decl = (0xA3360000);
int BT_MODEM_SD_base_decl = (0xA3370000);
int BT_DBGIF_SD_base_decl = (0xA3380000);
int BT_MBIST_CONFG__SD_base_decl = (0xA3390000);
int IDMA_SD_base_decl = (0x82000000);
int AHB2DSPIO_SD_base_decl = (0x82800000);
int MD2GCONFG_SD_base_decl = (0x82C00000);
int MD2G_MBIST_CONFG_SD_base_decl = (0x82C10000);
int APC_SD_base_decl = (0x82C30000);
int CSD_ACC_SD_base_decl = (0x82C70000);
int SHARE_SD_base_decl = (0x82CA0000);
int IRDMA_SD_base_decl = (0x82CB0000);
int PATCH_SD_base_decl = (0x82CC0000);
int AFE_SD_base_decl = (0x82CD0000);
int BFE_SD_base_decl = (0x82CE0000);
int MDCONFIG_SD_base_decl = (0x83000000);
int MODEM_MBIST_CONFIG_SD_base_decl = (0x83008000);
int MODEM2G_TOPSM_SD_base_decl = (0x83010000);
int TDMA_SD_base_decl = (0x83020000);
int SHAREG2_SD_base_decl = (0x83030000);
int DIVIDER_SD_base_decl = (0x83040000);
int FCS_SD_base_decl = (0x83050000);
int GCU_SD_base_decl = (0x83060000);
int BSI_SD_base_decl = (0x83070000);
int BPI_SD_base_decl = (0x83080000);
}