cache_sw.h 9.11 KB
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468
/*****************************************************************************
*  Copyright Statement:
*  --------------------
*  This software is protected by Copyright and the information contained
*  herein is confidential. The software may not be copied and the information
*  contained herein may not be used or disclosed except with the written
*  permission of MediaTek Inc. (C) 2001
*
*****************************************************************************/

/*****************************************************************************
 *
 * Filename:
 * ---------
 *   cache_sw.h
 *
 * Project:
 * --------
 *   Maui_Software
 *
 * Description:
 * ------------
 *   This Module defines the functionality of code and data cache.
 *
 * Author:
 * -------
 * -------
 *
 *============================================================================
 *             HISTORY
 * Below this line, this part is controlled by PVCS VM. DO NOT MODIFY!!
 *------------------------------------------------------------------------------
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 *------------------------------------------------------------------------------
 * Upper this line, this part is controlled by PVCS VM. DO NOT MODIFY!!
 *============================================================================
 ****************************************************************************/

#ifndef _CACHE_SW_H
#define _CACHE_SW_H

#include "kal_general_types.h"

/*******************************************************************************
 * constants & macros
 *******************************************************************************/
 
#define CPU_CACHE_LINE_SIZE 32
#define CPU_CACHE_LINE_BIT_OFFSET 5
#define CPU_CACHE_LINE_SIZE_MASK 0x0000001F

#define IS_CACHE_LINE_SIZE_ALIGNED(value) ((value&CPU_CACHE_LINE_SIZE_MASK)==0? 1: 0)

/*******************************************************************************
 * function prototypes
 *******************************************************************************/
 
#if defined(__ARM9_MMU__) || defined(__ARM11_MMU__) || defined(__MTK_MMU__)

kal_int32 invalidate_arm9_dcache(kal_uint32 addr, kal_uint32 len);
kal_int32 clean_arm9_dcache(kal_uint32 addr, kal_uint32 len);
kal_int32 clean_and_invalidate_arm9_dcache(kal_uint32 addr, kal_uint32 len);
kal_int32 invalidate_arm9_icache(kal_uint32 addr, kal_uint32 len);

kal_uint32 is_predef_dyna_c_region(kal_uint32 vaddr, kal_uint32 len);
kal_uint32 dynamic_switch_cacheable_region(void *vaddr, kal_uint32 len, kal_uint32 cacheable);

#endif  /* __ARM9_MMU__ || __ARM11_MMU__ */

kal_int32 query_is_noncached_ram(kal_uint32 addr, kal_uint32 len);
#define INT_QueryIsNonCachedRAM(addr, len) \
                 query_is_noncached_ram((kal_uint32)addr, (kal_uint32)len)
                 
kal_int32 query_is_cached_ram(kal_uint32 addr, kal_uint32 len);
#define INT_QueryIsCachedRAM(addr, len) \
                 query_is_cached_ram((kal_uint32)addr, (kal_uint32)len)

kal_int32 query_is_noncached_sys_ram(kal_uint32 addr, kal_uint32 len);
#define INT_QueryIsNonCachedSysRAM(addr, len) \
                 query_is_noncached_sys_ram((kal_uint32)addr, (kal_uint32)len)
                 
kal_int32 query_is_cached_sys_ram(kal_uint32 addr, kal_uint32 len);
#define INT_QueryIsCachedSysRAM(addr, len) \
                 query_is_cached_sys_ram((kal_uint32)addr, (kal_uint32)len)

#if (defined(__MTK_TARGET__) && (defined(__ARM9_MMU__) || defined(__ARM11_MMU__) || defined(__MTK_MMU__))) && defined(__FUE__) && defined(_NAND_FLASH_BOOTING_)
extern kal_uint32 INT_QueryIsSysRAM(kal_uint32 addr);
#else
kal_int32 query_is_sys_ram(kal_uint32 addr);
#define INT_QueryIsSysRAM(addr) \
                 query_is_sys_ram((kal_uint32)addr)
#endif /* */

kal_int32 query_is_non_mtkl1cached_ram(kal_uint32 addr, kal_uint32 len);
#define INT_QueryIsNonMTKL1CachedRAM(addr, len) \
                 query_is_non_mtkl1cached_ram((kal_uint32)addr, (kal_uint32)len)
                 
kal_int32 query_is_mtkl1cached_ram(kal_uint32 addr, kal_uint32 len);
#define INT_QueryIsMTKL1CachedRAM(addr, len) \
                 query_is_mtkl1cached_ram((kal_uint32)addr, (kal_uint32)len)

kal_int32 query_is_writethroughcached_ram(kal_uint32 addr, kal_uint32 len);
#define INT_QueryIsWriteThroughCachedRAM(addr, len) \
                 query_is_writethroughcached_ram((kal_uint32)addr, (kal_uint32)len)

#if defined(__MTK_TARGET__) && defined(__MTK_L1CACHEABLE__)
void INT_DynamicSwitchCacheableRegion(const kal_uint32 start, const kal_uint32 end, kal_uint32 total, kal_int32 c);
#endif /* __MTK_TARGET__ && __MTK_L1CACHEABLE__ */

#if defined(__DYNAMIC_SWITCH_CACHEABILITY__) || defined(__WRITE_THROUGH_CACHEABLE__)
kal_int32 invalidate_dcache(kal_uint32 addr, kal_uint32 len);
kal_int32 invalidate_icache(kal_uint32 addr, kal_uint32 len);
#endif /* __DYNAMIC_SWITCH_CACHEABILITY__ || __WRITE_THROUGH_CACHEABLE__ */

#if defined(__DYNAMIC_SWITCH_CACHEABILITY__)
 /*******************************************************************************
 * <GROUP Functions>
 * 
 * FUNCTION
 *  clean_dcache
 * DESCRIPTION
 *  This function is used to clean cache
 * PARAMETERS
 *  addr: [IN] the start address. it must be cache line size aligned (usually 32byte)
 *  len: [IN] the length. it must be the multiple of cache line size
 * RETURNS
 *  always return 0 
 ******************************************************************************/
kal_int32 clean_dcache(kal_uint32 addr, kal_uint32 len);
 /*******************************************************************************
 * <GROUP Functions>
 * 
 * FUNCTION
 *  clean_and_invalidate_dcache
 * DESCRIPTION
 *  This function is used to clean and invalidate cache.
 * PARAMETERS
 *  addr: [IN] the start address. it must be cache line size aligned (usually 32byte)
 *  len: [IN] the length. it must be the multiple of cache line size
 * RETURNS
 *  always return 0 
 ******************************************************************************/
kal_int32 clean_and_invalidate_dcache(kal_uint32 addr, kal_uint32 len);
kal_uint32 virt_to_phys(void * address);
kal_uint32 phys_to_virt(void * address);
#endif /* __DYNAMIC_SWITCH_CACHEABILITY__ */

#endif /* _CACHE_SW_H */