bl_UART.C
8.44 KB
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
/*****************************************************************************
* Copyright Statement:
* --------------------
* This software is protected by Copyright and the information contained
* herein is confidential. The software may not be copied and the information
* contained herein may not be used or disclosed except with the written
* permission of MediaTek Inc. (C) 2005
*
* BY OPENING THIS FILE, BUYER HEREBY UNEQUIVOCALLY ACKNOWLEDGES AND AGREES
* THAT THE SOFTWARE/FIRMWARE AND ITS DOCUMENTATIONS ("MEDIATEK SOFTWARE")
* RECEIVED FROM MEDIATEK AND/OR ITS REPRESENTATIVES ARE PROVIDED TO BUYER ON
* AN "AS-IS" BASIS ONLY. MEDIATEK EXPRESSLY DISCLAIMS ANY AND ALL WARRANTIES,
* EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF
* MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NONINFRINGEMENT.
* NEITHER DOES MEDIATEK PROVIDE ANY WARRANTY WHATSOEVER WITH RESPECT TO THE
* SOFTWARE OF ANY THIRD PARTY WHICH MAY BE USED BY, INCORPORATED IN, OR
* SUPPLIED WITH THE MEDIATEK SOFTWARE, AND BUYER AGREES TO LOOK ONLY TO SUCH
* THIRD PARTY FOR ANY WARRANTY CLAIM RELATING THERETO. MEDIATEK SHALL ALSO
* NOT BE RESPONSIBLE FOR ANY MEDIATEK SOFTWARE RELEASES MADE TO BUYER'S
* SPECIFICATION OR TO CONFORM TO A PARTICULAR STANDARD OR OPEN FORUM.
*
* BUYER'S SOLE AND EXCLUSIVE REMEDY AND MEDIATEK'S ENTIRE AND CUMULATIVE
* LIABILITY WITH RESPECT TO THE MEDIATEK SOFTWARE RELEASED HEREUNDER WILL BE,
* AT MEDIATEK'S OPTION, TO REVISE OR REPLACE THE MEDIATEK SOFTWARE AT ISSUE,
* OR REFUND ANY SOFTWARE LICENSE FEES OR SERVICE CHARGE PAID BY BUYER TO
* MEDIATEK FOR SUCH MEDIATEK SOFTWARE AT ISSUE.
*
* THE TRANSACTION CONTEMPLATED HEREUNDER SHALL BE CONSTRUED IN ACCORDANCE
* WITH THE LAWS OF THE STATE OF CALIFORNIA, USA, EXCLUDING ITS CONFLICT OF
* LAWS PRINCIPLES. ANY DISPUTES, CONTROVERSIES OR CLAIMS ARISING THEREOF AND
* RELATED THERETO SHALL BE SETTLED BY ARBITRATION IN SAN FRANCISCO, CA, UNDER
* THE RULES OF THE INTERNATIONAL CHAMBER OF COMMERCE (ICC).
*
*****************************************************************************/
/*****************************************************************************
*
* Filename:
* ---------
* bl_uart.c
*
* Project:
* --------
* NFB - Bootloader
*
* Description:
* ------------
* UART driver.
*
* Author:
* -------
* -------
*
*============================================================================
* HISTORY
* Below this line, this part is controlled by PVCS VM. DO NOT MODIFY!!
*------------------------------------------------------------------------------
* removed!
* removed!
* removed!
*
* removed!
* removed!
* removed!
*
* removed!
* removed!
* removed!
*
* removed!
* removed!
* removed!
*
* removed!
* removed!
* removed!
*
* removed!
* removed!
* removed!
*
* removed!
* removed!
* removed!
*
* removed!
* removed!
* removed!
*
* removed!
* removed!
* removed!
*
* removed!
* removed!
* removed!
*
* removed!
* removed!
* removed!
*
* removed!
* removed!
* removed!
* removed!
*
* removed!
* removed!
* removed!
*
* removed!
* removed!
* removed!
*
* removed!
* removed!
* removed!
*
* removed!
* removed!
* removed!
*
* removed!
* removed!
* removed!
*
* removed!
* removed!
* removed!
*
* removed!
* removed!
* removed!
*
* removed!
* removed!
* removed!
*
* removed!
* removed!
* removed!
*
* removed!
* removed!
* removed!
*
* removed!
* removed!
* removed!
*
* removed!
* removed!
* removed!
*
* removed!
* removed!
* removed!
* removed!
* removed!
* removed!
* removed!
* removed!
* removed!
* removed!
* removed!
* removed!
*------------------------------------------------------------------------------
* Upper this line, this part is controlled by PVCS VM. DO NOT MODIFY!!
*============================================================================
****************************************************************************/
//#include <kal_release.h>
#include <bl_uart_hw.h>
//#include <bl_uart_sw.h>
#include "kal_general_types.h"
#include "drv_features_uart.h"
// 52MHz based!
// 9: 115200 bps
// 8: 57600 bps
#define UART_BAUD_RATE 9
kal_uint16 UART_Baud_Table[10] = {
#if defined(DRV_UART_CLOCK_52M) //phase out MT6255\MT6256... option!!! use driver feature option
29544, 10834, 2708, 1352, 676, 340, 168, 84, 56, 28};
#elif defined(DRV_UART_CLOCK_6144M)
34909, 12800, 3200, 1600, 800, 400, 200, 100, 67, 33};
#else
#if defined(MT6268A) || defined(MT6268)
#if ( defined(MCU_245_76M) || defined(MCU_122_88M) || defined(MCU_61_44M))
34909, 12800, 3200, 1600, 800, 400, 200, 100, 67, 33};
#elif defined(MCU_30_72M)
17455, 6400, 1600, 800, 400, 200, 100, 50, 33, 17};
#else
8727, 3200, 800, 400, 200, 100, 50, 25, 17, 8};
#endif
#elif ( defined(MT6270A) || defined(MT6276_S00) )
34909, 12800, 3200, 1600, 800, 400, 200, 100, 67, 33};
#elif (defined(MT6276_S01)||defined(MT6276)|| defined(MT6256))
29544, 10834, 2708, 1352, 676, 340, 168, 84, 56, 28};
#elif defined(MT6251)
44318, 16250, 4063, 2031, 1015, 507, 254, 127, 84, 42};
#else
//#if ( defined(MPLL_52MHZ) || defined(MPLL_104MHZ) )
#if ( defined(MCU_52M) || defined(MCU_104M) || defined(MCU_208M) || defined(MCU_312M)||defined(MCU_512M))
29544, 10834, 2708, 1352, 676, 340, 168, 84, 56, 28};
#elif (defined(MCU_650M) || defined(MCU_520M) || defined(MCU_611M)|| defined(MCU_416M))
34909, 12800, 3200, 1600, 800, 400, 200, 100, 67, 33};
#else
14773, 5417, 1354, 677, 339, 169, 85, 42, 28, 14};
#endif
#endif /* defined(MT6268A) || defined(MT6268) */
#endif //#if defined(DRV_UART_CLOCK_52M) //phase out MT6255 option!!! use driver feature option
/**********************************************************
Description : UART register read write module
Input : address to access, data to be written for write operation.
Output : return data for read operation.
***********************************************************/
void UART_WriteReg(kal_uint32 addr, kal_uint16 data)
{
*(volatile kal_uint8 *) addr = (kal_uint8)data;
}
kal_uint16 UART_ReadReg(kal_uint32 addr)
{
volatile kal_uint8 tmp;
tmp = *(volatile kal_uint8 *) addr;
return (kal_uint16)tmp;
}
/**********************************************************
Description : UART put single/multiple bytes
Input : 8-bits data to be sent
Output : Non
***********************************************************/
void PutUARTByte(kal_uint8 data)
{
volatile kal_uint16 LSR;
while(1)
{
LSR = UART_ReadReg(UART1_LSR);
if ( LSR & UART_LSR_THRE )
{
UART_WriteReg(UART1_THR, (kal_uint16)data);
break;
}
}
}
/**********************************************************
Description : Checking end of transferring
Input : Non
Output : Non
***********************************************************/
void CheckUARTSendEnd(void)
{
kal_uint16 LSR;
kal_uint16 timeout=0xffff;
while(timeout--)
{
LSR = UART_ReadReg(UART1_LSR);
if ( LSR & UART_LSR_TEMT )
break;
}
}
/**********************************************************
Description : UART initialization
Input : Non
Output : Non
***********************************************************/
void uart_init(void)
{
//#ifndef __SV5_ENABLED__
volatile kal_uint16 tmp;
// Setup 8-N-1,(UART_WLS_8 | UART_NONE_PARITY | UART_1_STOP) = 0x03
UART_WriteReg(UART1_LCR,0x0003);
// Set BaudRate
tmp = UART_ReadReg(UART1_LCR);
tmp |= UART_LCR_DLAB;
UART_WriteReg(UART1_LCR, tmp);
// config by UART_BAUD_RATE(9:115200)
UART_WriteReg(UART1_DLL, UART_Baud_Table[UART_BAUD_RATE]&0xff);
UART_WriteReg(UART1_DLH, UART_Baud_Table[UART_BAUD_RATE]>>8);
UART_WriteReg(UART1_LCR, 0x0003);
// Enable Fifo, and Rx Trigger level = 16bytes, flush Tx, Rx fifo
// (UART_FCR_FIFOEN | UART_FCR_4Byte_Level | UART_FCR_RFR | UART_FCR_TFR) = 0x47
UART_WriteReg(UART1_FCR, 0x0047);
// DTR , RTS is on, data will be coming,Output2 is high
UART_WriteReg(UART1_MCR,(kal_uint16)0x0003);
// UART1_IER, enable RDA, RLS, MS , disable THR interrupt
// UART_WriteReg(UART1_IER, UART_IER_RDA);
UART_WriteReg(UART1_IER, IER_HW_NORMALINTS);
//IRQSensitivity(IRQ_UART1_CODE, LEVEL_SENSITIVE);
//IRQUnmask(IRQ_UART1_CODE);
// #if defined(MT6276) || defined (MT6251) || defined(MT6252)||defined(MT6256)
UART_WriteReg(UART1_SPEED, 0x0);
// #endif
for (tmp=0; tmp<0xff; tmp++);
//#endif
}