flash_mtd.intel.c 55.9 KB
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694 695 696 697 698 699 700 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716 717 718 719 720 721 722 723 724 725 726 727 728 729 730 731 732 733 734 735 736 737 738 739 740 741 742 743 744 745 746 747 748 749 750 751 752 753 754 755 756 757 758 759 760 761 762 763 764 765 766 767 768 769 770 771 772 773 774 775 776 777 778 779 780 781 782 783 784 785 786 787 788 789 790 791 792 793 794 795 796 797 798 799 800 801 802 803 804 805 806 807 808 809 810 811 812 813 814 815 816 817 818 819 820 821 822 823 824 825 826 827 828 829 830 831 832 833 834 835 836 837 838 839 840 841 842 843 844 845 846 847 848 849 850 851 852 853 854 855 856 857 858 859 860 861 862 863 864 865 866 867 868 869 870 871 872 873 874 875 876 877 878 879 880 881 882 883 884 885 886 887 888 889 890 891 892 893 894 895 896 897 898 899 900 901 902 903 904 905 906 907 908 909 910 911 912 913 914 915 916 917 918 919 920 921 922 923 924 925 926 927 928 929 930 931 932 933 934 935 936 937 938 939 940 941 942 943 944 945 946 947 948 949 950 951 952 953 954 955 956 957 958 959 960 961 962 963 964 965 966 967 968 969 970 971 972 973 974 975 976 977 978 979 980 981 982 983 984 985 986 987 988 989 990 991 992 993 994 995 996 997 998 999 1000 1001 1002 1003 1004 1005 1006 1007 1008 1009 1010 1011 1012 1013 1014 1015 1016 1017 1018 1019 1020 1021 1022 1023 1024 1025 1026 1027 1028 1029 1030 1031 1032 1033 1034 1035 1036 1037 1038 1039 1040 1041 1042 1043 1044 1045 1046 1047 1048 1049 1050 1051 1052 1053 1054 1055 1056 1057 1058 1059 1060 1061 1062 1063 1064 1065 1066 1067 1068 1069 1070 1071 1072 1073 1074 1075 1076 1077 1078 1079 1080 1081 1082 1083 1084 1085 1086 1087 1088 1089 1090 1091 1092 1093 1094 1095 1096 1097 1098 1099 1100 1101 1102 1103 1104 1105 1106 1107 1108 1109 1110 1111 1112 1113 1114 1115 1116 1117 1118 1119 1120 1121 1122 1123 1124 1125 1126 1127 1128 1129 1130 1131 1132 1133 1134 1135 1136 1137 1138 1139 1140 1141 1142 1143 1144 1145 1146 1147 1148 1149 1150 1151 1152 1153 1154 1155 1156 1157 1158 1159 1160 1161 1162 1163 1164 1165 1166 1167 1168 1169 1170 1171 1172 1173 1174 1175 1176 1177 1178 1179 1180 1181 1182 1183 1184 1185 1186 1187 1188 1189 1190 1191 1192 1193 1194 1195 1196 1197 1198 1199 1200 1201 1202 1203 1204 1205 1206 1207 1208 1209 1210 1211 1212 1213 1214 1215 1216 1217 1218 1219 1220 1221 1222 1223 1224 1225 1226 1227 1228 1229 1230 1231 1232 1233 1234 1235 1236 1237 1238 1239 1240 1241 1242 1243 1244 1245 1246 1247 1248 1249 1250 1251 1252 1253 1254 1255 1256 1257 1258 1259 1260 1261 1262 1263 1264 1265 1266 1267 1268 1269 1270 1271 1272 1273 1274 1275 1276 1277 1278 1279 1280 1281 1282 1283 1284 1285 1286 1287 1288 1289 1290 1291 1292 1293 1294 1295 1296 1297 1298 1299 1300 1301 1302 1303 1304 1305 1306 1307 1308 1309 1310 1311 1312 1313 1314 1315 1316 1317 1318 1319 1320 1321 1322 1323 1324 1325 1326 1327 1328 1329 1330 1331 1332 1333 1334 1335 1336 1337 1338 1339 1340 1341 1342 1343 1344 1345 1346 1347 1348 1349 1350 1351 1352 1353 1354 1355 1356 1357 1358 1359 1360 1361 1362 1363 1364 1365 1366 1367 1368 1369 1370 1371 1372 1373 1374 1375 1376 1377 1378 1379 1380 1381 1382 1383 1384 1385 1386 1387 1388 1389 1390 1391 1392 1393 1394 1395 1396 1397 1398 1399 1400 1401 1402 1403 1404 1405 1406 1407 1408 1409 1410 1411 1412 1413 1414 1415 1416 1417 1418 1419 1420 1421 1422 1423 1424 1425 1426 1427 1428 1429 1430 1431 1432 1433 1434 1435 1436 1437 1438 1439 1440 1441 1442 1443 1444 1445 1446 1447 1448 1449 1450 1451 1452 1453 1454 1455 1456 1457 1458 1459 1460 1461 1462 1463 1464 1465 1466 1467 1468 1469 1470 1471 1472 1473 1474 1475 1476 1477 1478 1479 1480 1481 1482 1483 1484 1485 1486 1487 1488 1489 1490 1491 1492 1493 1494 1495 1496 1497 1498 1499 1500 1501 1502 1503 1504 1505 1506 1507 1508 1509 1510 1511 1512 1513 1514 1515 1516 1517 1518 1519 1520 1521 1522 1523 1524 1525 1526 1527 1528 1529 1530 1531 1532 1533 1534 1535 1536 1537 1538 1539 1540 1541 1542 1543 1544 1545 1546 1547 1548 1549 1550 1551 1552 1553 1554 1555 1556 1557 1558 1559 1560 1561 1562 1563 1564 1565 1566 1567 1568 1569 1570 1571 1572 1573 1574 1575 1576 1577 1578 1579 1580 1581 1582 1583 1584 1585 1586 1587 1588 1589 1590 1591 1592 1593 1594 1595 1596 1597 1598 1599 1600 1601 1602 1603 1604 1605 1606 1607 1608 1609 1610 1611 1612 1613 1614 1615 1616 1617 1618 1619 1620 1621 1622 1623 1624 1625 1626 1627 1628 1629 1630 1631 1632 1633 1634 1635 1636 1637 1638 1639 1640 1641 1642 1643 1644 1645 1646 1647 1648 1649 1650 1651 1652 1653 1654 1655 1656 1657 1658 1659 1660 1661 1662 1663 1664 1665 1666 1667 1668 1669 1670 1671 1672 1673 1674 1675 1676 1677 1678 1679 1680 1681 1682 1683 1684 1685 1686 1687 1688 1689 1690 1691 1692 1693 1694 1695 1696 1697 1698 1699 1700 1701 1702 1703 1704 1705 1706 1707 1708 1709 1710 1711 1712 1713 1714 1715 1716 1717 1718 1719 1720 1721 1722 1723 1724 1725 1726 1727 1728 1729 1730 1731 1732 1733 1734 1735 1736 1737 1738 1739 1740 1741 1742 1743 1744 1745 1746 1747 1748 1749 1750 1751 1752 1753 1754 1755 1756 1757 1758 1759 1760 1761 1762 1763 1764 1765 1766 1767 1768 1769 1770 1771 1772 1773 1774 1775 1776 1777 1778 1779 1780 1781 1782 1783 1784 1785 1786 1787 1788 1789 1790 1791 1792 1793 1794 1795 1796 1797 1798 1799 1800 1801 1802 1803 1804 1805 1806 1807 1808 1809 1810 1811 1812 1813 1814 1815 1816 1817 1818 1819 1820 1821 1822 1823 1824 1825 1826 1827 1828 1829 1830 1831 1832 1833 1834 1835 1836 1837 1838 1839 1840 1841 1842 1843 1844 1845 1846 1847 1848 1849 1850 1851 1852 1853 1854 1855 1856 1857 1858 1859 1860 1861 1862 1863 1864 1865 1866 1867 1868 1869 1870 1871 1872 1873 1874 1875 1876 1877 1878 1879 1880 1881 1882 1883 1884 1885 1886 1887 1888 1889 1890 1891 1892 1893 1894 1895 1896 1897 1898 1899 1900 1901 1902 1903 1904 1905 1906 1907 1908 1909 1910 1911 1912 1913 1914 1915 1916 1917 1918 1919 1920 1921 1922 1923 1924 1925 1926 1927 1928 1929 1930 1931 1932 1933 1934 1935 1936 1937 1938 1939 1940 1941 1942 1943 1944 1945 1946 1947 1948 1949 1950 1951 1952 1953 1954 1955 1956 1957 1958 1959 1960 1961 1962 1963 1964 1965 1966 1967 1968 1969 1970 1971 1972 1973 1974 1975 1976 1977 1978 1979 1980 1981 1982 1983 1984 1985 1986 1987 1988 1989 1990 1991 1992 1993 1994 1995 1996 1997 1998 1999 2000 2001 2002 2003 2004 2005 2006 2007 2008 2009 2010 2011 2012 2013 2014 2015 2016 2017 2018 2019 2020 2021 2022 2023 2024 2025 2026 2027 2028 2029 2030 2031 2032 2033 2034 2035 2036 2037 2038 2039 2040 2041 2042 2043 2044 2045 2046 2047 2048 2049 2050 2051 2052 2053 2054 2055 2056 2057 2058 2059 2060 2061 2062 2063 2064 2065 2066 2067 2068 2069 2070 2071 2072 2073 2074 2075 2076 2077 2078 2079 2080 2081 2082 2083 2084 2085 2086 2087 2088 2089 2090 2091 2092 2093 2094 2095 2096 2097 2098 2099 2100 2101 2102 2103 2104 2105 2106 2107 2108 2109 2110 2111 2112 2113 2114 2115 2116 2117 2118 2119 2120 2121 2122 2123 2124 2125 2126 2127 2128 2129 2130 2131 2132 2133 2134 2135 2136 2137 2138 2139 2140 2141 2142 2143 2144 2145 2146 2147 2148 2149 2150 2151 2152 2153 2154 2155 2156 2157 2158 2159 2160 2161 2162 2163 2164 2165 2166 2167 2168 2169 2170 2171 2172 2173 2174 2175 2176 2177 2178 2179 2180 2181 2182 2183 2184 2185 2186 2187 2188 2189 2190 2191 2192
/*****************************************************************************
*  Copyright Statement:
*  --------------------
*  This software is protected by Copyright and the information contained
*  herein is confidential. The software may not be copied and the information
*  contained herein may not be used or disclosed except with the written
*  permission of MediaTek Inc. (C) 2005
*
*  BY OPENING THIS FILE, BUYER HEREBY UNEQUIVOCALLY ACKNOWLEDGES AND AGREES
*  THAT THE SOFTWARE/FIRMWARE AND ITS DOCUMENTATIONS ("MEDIATEK SOFTWARE")
*  RECEIVED FROM MEDIATEK AND/OR ITS REPRESENTATIVES ARE PROVIDED TO BUYER ON
*  AN "AS-IS" BASIS ONLY. MEDIATEK EXPRESSLY DISCLAIMS ANY AND ALL WARRANTIES,
*  EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF
*  MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NONINFRINGEMENT.
*  NEITHER DOES MEDIATEK PROVIDE ANY WARRANTY WHATSOEVER WITH RESPECT TO THE
*  SOFTWARE OF ANY THIRD PARTY WHICH MAY BE USED BY, INCORPORATED IN, OR
*  SUPPLIED WITH THE MEDIATEK SOFTWARE, AND BUYER AGREES TO LOOK ONLY TO SUCH
*  THIRD PARTY FOR ANY WARRANTY CLAIM RELATING THERETO. MEDIATEK SHALL ALSO
*  NOT BE RESPONSIBLE FOR ANY MEDIATEK SOFTWARE RELEASES MADE TO BUYER'S
*  SPECIFICATION OR TO CONFORM TO A PARTICULAR STANDARD OR OPEN FORUM.
*
*  BUYER'S SOLE AND EXCLUSIVE REMEDY AND MEDIATEK'S ENTIRE AND CUMULATIVE
*  LIABILITY WITH RESPECT TO THE MEDIATEK SOFTWARE RELEASED HEREUNDER WILL BE,
*  AT MEDIATEK'S OPTION, TO REVISE OR REPLACE THE MEDIATEK SOFTWARE AT ISSUE,
*  OR REFUND ANY SOFTWARE LICENSE FEES OR SERVICE CHARGE PAID BY BUYER TO
*  MEDIATEK FOR SUCH MEDIATEK SOFTWARE AT ISSUE. 
*
*  THE TRANSACTION CONTEMPLATED HEREUNDER SHALL BE CONSTRUED IN ACCORDANCE
*  WITH THE LAWS OF THE STATE OF CALIFORNIA, USA, EXCLUDING ITS CONFLICT OF
*  LAWS PRINCIPLES.  ANY DISPUTES, CONTROVERSIES OR CLAIMS ARISING THEREOF AND
*  RELATED THERETO SHALL BE SETTLED BY ARBITRATION IN SAN FRANCISCO, CA, UNDER
*  THE RULES OF THE INTERNATIONAL CHAMBER OF COMMERCE (ICC).
*
*****************************************************************************/

/*****************************************************************************
 *
 * Filename:
 * ---------
 *    flash_mtd.intel.c
 *
 * Project:
 * --------
 *   Maui
 *
 * Description:
 * ------------
 *   This is flash MTD driver for INTEL series devices.
 *
 * Author:
 * -------
 * -------
 *
 *============================================================================
 *             HISTORY
 * Below this line, this part is controlled by PVCS VM. DO NOT MODIFY!!
 *------------------------------------------------------------------------------
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *------------------------------------------------------------------------------
 * Upper this line, this part is controlled by PVCS VM. DO NOT MODIFY!!
 *============================================================================*/

/********************************************************/
/*                  Include Header Files                */
/********************************************************/
#include "DrvFlash.h"
#include "fs_errcode.h"

#include "flash_opt.h"
#include "flash_mtd.h"
#include "flash_mtd_internal.h"
#include "reg_base.h"
#include "us_timer.h"
#include "nor_profile.h"
#include "kal_general_types.h"
#include "kal_public_api.h"

#include "combo_flash_init.h"
#include "flash_mtd_pf_dal.h"

#include "flash_mtd_ut.h"

extern kal_uint32 INT_GetCurrentTime(void);
extern kal_bool INT_QueryExceptionStatus(void);

#if defined(__BASIC_LOAD_FLASH_TEST__)
void NORTEST_Reset(void);
extern char text[100];
extern kal_uint8 RandomNum;
extern kal_uint32 ProgramNum, EraseNum;
extern kal_uint8 PLTestOption;	// 0: Random reset    1: reset only in flash busy time.
extern kal_uint32 ResetTimeout;

#if defined(__SINGLE_BANK_NOR_FLASH_SUPPORT__)
void NORTestLISR(void);
void triggerTestIRQ(void);
#define BLTest(Num) \
	{\
		if (RandomNum == Num) {\
			if (PLTestOption==0) { \
				RandomNum = (RandomNum+1) % 5;\
				triggerTestIRQ();\
			} else { \
				if (ResetTimeout==0) {\
					if (RandomNum & 0x01) { \
						NORTEST_Reset();\
					} else { \
						triggerTestIRQ();\
					} \
				} else {\
					ResetTimeout--;\
					RandomNum = (RandomNum+1) % 5;\
					triggerTestIRQ();\
				}\
			}\
		}\
	}
#else  /* __SINGLE_BANK_NOR_FLASH_SUPPORT__ */
#define BLTest(Num) \
   {\
      if (RandomNum == Num)\
      {\
         if (PLTestOption == 1)\
         {\
            if (ResetTimeout==0) {\
       	       NORTEST_Reset();\
            } else {\
               ResetTimeout--;\
               RandomNum = (RandomNum+1) % 5;\
            }\
         }\
      }\
   }
#endif /* __SINGLE_BANK_NOR_FLASH_SUPPORT__ */

#else  // __BASIC_LOAD_FLASH_TEST__

#if defined(__FUE_STRESS_TEST__) && defined(__FUE__)

#include "fue_init.h"

extern void NORTEST_Delay_us(kal_uint32 count);
extern void NORTEST_Delay_30us(kal_uint32 count);
extern void NORTEST_Reset(void);
extern kal_uint8 RandomNum;
extern kal_uint8 PLTestOption;

#define triggerTestIRQ()

#define BLTest(Num) \
	{\
		kal_uint32 val = rand();\
		val += (*(volatile kal_uint32*)(COUNTER_32K))^(*(volatile kal_uint16 *)(TDMA_base + 0x00));\
		if (3 == Num) {\
			if (PLTestOption==0) { \
				if( (RandomNum & 0x7) == 3)\
					triggerTestIRQ();\
			} else { \
				if ( (RandomNum & 0xF) == 7) {\
					val %= 2100;\
					NORTEST_Delay_us(val);\
					NORTEST_Reset();\
				} else if((RandomNum & 0xF) == 3){\
					triggerTestIRQ();\
				}\
			}\
		}\
		else if(0 == Num) {\
			if (PLTestOption==0) { \
				if( (RandomNum & 0x3) == 3)\
					triggerTestIRQ();\
			} else { \
				if ( (RandomNum & 0x7) == 7) {\
					val %= 1500000;\
					if(val<60)\
						val = 60;\
					NORTEST_Delay_30us(val/30);\
					NORTEST_Reset();\
				} else if((RandomNum & 0x7) == 3){\
					triggerTestIRQ();\
				}\
			}\
		}\
	}

#else    /* !(__FUE_STRESS_TEST__ && __FUE__) */
#define BLTest(Num)
#endif   /* __FUE_STRESS_TEST__ && __FUE__ */
#endif   // __BASIC_LOAD_FLASH_TEST__

#ifdef __INTEL_SERIES_NOR__

/* ************************************************************
         INTEL NOR FLASH MTD Flash Driver
   ************************************************************ */

#define UNLOCK_COMMAND(a) \
           {\
              fp[a] = INTEL_CMD_LOCK_SETUP;\
              fp[a] = INTEL_CMD_UNLOCK;\
              fp[a] = INTEL_CMD_RD_ARRAY;}

#define LOCK_COMMAND(a) \
           {\
              fp[a] = INTEL_CMD_LOCK_SETUP;\
              fp[a] = INTEL_CMD_LOCK;\
              fp[a] = INTEL_CMD_RD_ARRAY;}

#ifdef __SINGLE_BANK_NOR_FLASH_SUPPORT_PRAGMA__
   #pragma arm section code = "SNORCODE"
#endif

#ifdef __NOR_FULL_DRIVER_PRAGMA__
#pragma arm section code = "INTERNCODE"
#endif

/* Support INTEL-series Page Buffer Program */
#ifdef __PAGE_BUFFER_PROGRAM__
   extern kal_uint32 PAGE_BUFFER_SIZE;
#endif

#if defined(__SINGLE_BANK_NOR_FLASH_SUPPORT__)

extern kal_bool            NOR_FLASH_BUSY; /*should be modified only when I-bit is disabled*/
extern kal_bool            NOR_FLASH_SUSPENDED; /*should be modified only when I-bit is disabled*/
extern kal_uint32          gNOR_ReturnReadyBegin;
extern kal_uint32          gNOR_ReturnReadyEnd;

#if defined(__FOTA_DM__)
   extern kal_bool            FOTA_Flash_busy;
   extern NOR_FLASH_DRV_Data  NORFlashDriveData;
#endif   /* __FOTA_DM__ */

#endif   /*__SINGLE_BANK_NOR_FLASH_SUPPORT__*/


static int CheckDeviceReady_INTEL(void * DriveData, kal_uint32 BlockIndex);


#ifndef __NOR_FDM5__
#ifndef __COMBO_MEMORY_SUPPORT__
static int MountDevice_INTEL(void * DriveData,void *Info )
{
   NOR_MTD_FlashInfo * FlashInfo=Info;
   NOR_Flash_MTD_Data * D = DriveData;
   kal_uint32 i=0;
   // for unlock block
   kal_uint32 block;
   volatile FLASH_CELL * fp = (volatile FLASH_CELL *) D->CurrAddr;
   kal_uint32 savedMask;
   kal_uint32 data_cache_id;
   #if (defined(__SINGLE_BANK_NOR_FLASH_SUPPORT__) && (defined( __MULTI_BANK_NOR_DEVICE__) || defined(__ARM9_MMU__) || defined(__ARM11_MMU__)))
   kal_uint32 TotalSize_Block = 0;
//   kal_uint32 TotalSize_Bank = 0;
   #endif   /* __SINGLE_BANK_NOR_FLASH_SUPPORT__ && (__MULTI_BANK_NOR_DEVICE__ || __ARM9_MMU__ || __ARM11_MMU__) */
   #if defined(__FOTA_DM__)
   kal_uint32 start_blk = 0;
   kal_uint32 end_blk = 0;
   #endif   /* __FOTA_DM__ */


   FlashInfo->TotalBlocks = 0;
   while(D->RegionInfo[i].BlockSize != 0)
   {
      FlashInfo->BlockSize[i] = D->RegionInfo[i].BlockSize;
      FlashInfo->RegionBlocks[i] = D->RegionInfo[i].RegionBlocks;
      FlashInfo->TotalBlocks += D->RegionInfo[i].RegionBlocks;
      #if (defined(__SINGLE_BANK_NOR_FLASH_SUPPORT__) && (defined( __MULTI_BANK_NOR_DEVICE__) || defined(__ARM9_MMU__) || defined(__ARM11_MMU__)))
      TotalSize_Block += D->RegionInfo[i].BlockSize * D->RegionInfo[i].RegionBlocks;
      #endif /* __SINGLE_BANK_NOR_FLASH_SUPPORT__ && (__MULTI_BANK_NOR_DEVICE__ || __ARM9_MMU__ || __ARM11_MMU__) */
      i++;
   }
   FlashInfo->ActualRegionNum = i;

   #ifndef __INTEL_SIBLEY__
	FlashInfo->PageSize = 512;
   #else
	FlashInfo->PageSize = 1024;
   #endif

   #if (defined(__SINGLE_BANK_NOR_FLASH_SUPPORT__) && (defined( __MULTI_BANK_NOR_DEVICE__) || defined(__ARM9_MMU__) || defined(__ARM11_MMU__)))

   /*check customization */

   // TODO: check the part
   // CL_Add 2.21
   //disable for raw disk support
   //i=0;
   //while(D->BankInfo[i].BankSize != 0)
   //{
   //   TotalSize_Bank += D->BankInfo[i].BankSize * D->BankInfo[i].Banks;
   //   i++;
   //}
   //EXT_ASSERT(TotalSize_Bank==TotalSize_Block,0,0,0);
   // CL_Add

   #endif /* __SINGLE_BANK_NOR_FLASH_SUPPORT__ && (__MULTI_BANK_NOR_DEVICE__ || __ARM9_MMU__ || __ARM11_MMU__) */

   waitNonBlockEraseDone();

   // unlock all blocks
   #if defined(__FOTA_DM__)
   if( (FlashInfo->baseUnlockBlock != INVALID_BLOCK_INDEX) && (FlashInfo->endUnlockBlock != INVALID_BLOCK_INDEX) )
   {
      start_blk = FlashInfo->baseUnlockBlock;
      end_blk = FlashInfo->endUnlockBlock;
   }
   else
   {
      start_blk = 0;
      end_blk = FlashInfo->TotalBlocks;
   }
   for(block = start_blk; block < end_blk; block++)
   #else  /* !__FOTA_DM__ */
   for(block = 0; block < FlashInfo->TotalBlocks; block++)
   #endif /* __FOTA_DM__ */
   {
      D->CurrAddr = BlockAddress(D, block);
      fp = (volatile FLASH_CELL *) D->CurrAddr;

      savedMask = SaveAndSetIRQMask();
      data_cache_id = INT_DisableDataCache();
      UNLOCK_COMMAND(0)
      fp[0] = INTEL_CMD_RD_ID;
      if( fp[2] & INTEL_BLOCK_LOCK_FLAG)
         ASSERT(0);
      fp[0] = INTEL_CMD_RD_ARRAY;

      INT_RestoreDataCache(data_cache_id);
      RestoreIRQMask(savedMask);
   }

#if defined(__BASIC_LOAD_FLASH_TEST__) && defined(__SINGLE_BANK_NOR_FLASH_SUPPORT__)
	 insertTestLISR();
#endif

   return FS_NO_ERROR;
}
#endif // ! __COMBO_MEMORY_SUPPORT__
#endif // !__NOR_FDM5__

static void DelayAWhile_SIB(kal_uint32 Delay)
{

   volatile kal_uint32 CurrentTime,StartTime;

   StartTime = INT_GetCurrentTime(); //32KHz Fregquency Counter

   if(Delay != 0)
   {
       while(1)
       {
          CurrentTime = INT_GetCurrentTime();
          if(StartTime > CurrentTime)
          {
             if (CurrentTime> Delay)
                break;
          }
          else if ((CurrentTime-StartTime)>(Delay))
             break;
       }
   }
   while(1)
   {
      CurrentTime = INT_GetCurrentTime();
      if(StartTime != CurrentTime)
         break;
   }

   return;
}


#if defined(__SINGLE_BANK_NOR_FLASH_SUPPORT__)

/* ------------------------------------------------------------------ */

// Can program check ready and Erase check ready be merged into one check Function like waitReady_SIB (for Multi-bank)

kal_int32 CheckReadyAndResume_SIB(kal_uint32 addr) /* for program operation only */
{
   kal_uint32 data_cache_id;
   static kal_uint16 check_data = 0;
   kal_uint32 savedMask;
   kal_int32   status = RESULT_FLASH_BUSY;

   savedMask = SaveAndSetIRQMask();

   if(NOR_FLASH_SUSPENDED)
   {
      SNOR_MTD_ASSERT(NOR_FLASH_BUSY, *(volatile kal_uint16*)addr, *(volatile kal_uint16*)addr, addr);

      *(volatile kal_uint16*)addr = INTEL_CMD_RESUME;
      *(volatile kal_uint16*)addr = INTEL_CMD_RD_SR;

      NOR_FLASH_SUSPENDED = KAL_FALSE;

      gNOR_ReturnReadyEnd = NOR_DEFAULT_RETURN_READY_LATENCY;
   }

   data_cache_id = INT_DisableDataCache();

   *(volatile kal_uint16*)addr = INTEL_CMD_RD_SR;
   check_data = *(volatile kal_uint16*)addr;
   
   *(volatile kal_uint16*)addr = INTEL_CMD_RD_ARRAY;
      
   if(check_data & INTEL_READY_FLAG)
   {
      NOR_FLASH_BUSY = KAL_FALSE;
      
      if (check_data & INTEL_PROGRAM_ERROR_FLAG)
         status = RESULT_FLASH_FAIL;    
      else
         status = RESULT_FLASH_DONE;   	
   }

   INT_RestoreDataCache(data_cache_id);
   RestoreIRQMask(savedMask);

   return status;
}
#endif /* __SINGLE_BANK_NOR_FLASH_SUPPORT__ */


/*-----------------------------------*/
int WaitReady_SIB(kal_uint32 addr,kal_uint16 wait_method,kal_uint32 Delay)
{
   kal_uint16 stat_data;
   kal_uint32 data_cache_id;

   data_cache_id = INT_DisableDataCache();

   DelayAWhile_SIB(Delay);

   while(1)
   {
      DelayAWhile_SIB(0);
      *(volatile kal_uint16*)addr = INTEL_CMD_RD_SR;
      stat_data = *(volatile kal_uint16*)addr;
      if(stat_data & INTEL_READY_FLAG)
         break;
      BLTest(3);
   }
   *(volatile kal_uint16*)addr = INTEL_CMD_RD_ARRAY;

   INT_RestoreDataCache(data_cache_id);

   if(wait_method == INTEL_WAIT_PROGRAM)
   {
      /* Program */
      if (stat_data & INTEL_PROGRAM_ERROR_FLAG)
      	 return RESULT_FLASH_FAIL;
   }else if (wait_method == INTEL_WAIT_ERASE) {
      /* Erase */
      if (stat_data & INTEL_ERASE_ERROR_FLAG)
      	 return RESULT_FLASH_FAIL;
   }else{
      /* Sibley Blank Check */
      return RESULT_FLASH_DONE;
   }
   return RESULT_FLASH_DONE;
}


/*-----------------------------------*/
int WaitReady_INTEL(kal_uint32 addr,kal_uint16 wait_method)
{
   kal_uint16 stat_data;
   kal_uint32 data_cache_id;

   data_cache_id = INT_DisableDataCache();

   while(1)
   {
      *(volatile kal_uint16*)addr = INTEL_CMD_RD_SR;
      stat_data = *(volatile kal_uint16*)addr;
      if(stat_data & INTEL_READY_FLAG)
         break;
      BLTest(0);
   }
   *(volatile kal_uint16*)addr = INTEL_CMD_RD_ARRAY;

   INT_RestoreDataCache(data_cache_id);

   if(wait_method == INTEL_WAIT_PROGRAM)
   {
      /* Program */
      if (stat_data & INTEL_PROGRAM_ERROR_FLAG)
      	 return RESULT_FLASH_FAIL;
//         ASSERT(0);
   }else if (wait_method == INTEL_WAIT_ERASE) {
      /* Erase */
      if (stat_data & INTEL_ERASE_ERROR_FLAG) {
      	 return RESULT_FLASH_FAIL;
      }
   }else{
      /* Sibley Blank Check */
      return RESULT_FLASH_DONE;
   }
   return RESULT_FLASH_DONE;
}

static int LockEraseBlkAddr_INTEL(void * DriveData, void *BlkAddr,UINT ACTION)
{
   kal_uint32 savedMask;
   kal_uint32 data_cache_id;
   volatile FLASH_CELL * fp = (volatile FLASH_CELL *) BlkAddr;

   if(ACTION == ACTION_UNLOCK)
   {
      savedMask = SaveAndSetIRQMask();
      data_cache_id = INT_DisableDataCache();
      UNLOCK_COMMAND(0)
      fp[0] = INTEL_CMD_RD_ID;
      if( fp[2] & INTEL_BLOCK_LOCK_FLAG)
         ASSERT(0);
      fp[0] = INTEL_CMD_RD_ARRAY;
      INT_RestoreDataCache(data_cache_id);
      RestoreIRQMask(savedMask);
   }
   else if(ACTION== ACTION_LOCK)
   {
      savedMask = SaveAndSetIRQMask();
      data_cache_id = INT_DisableDataCache();
      LOCK_COMMAND(0)
      fp[0] = INTEL_CMD_RD_ID;
      if( !(fp[2] & INTEL_BLOCK_LOCK_FLAG))
         ASSERT(0);
      fp[0] = INTEL_CMD_RD_ARRAY;
      INT_RestoreDataCache(data_cache_id);
      RestoreIRQMask(savedMask);
   }
   else if (ACTION== ACTION_ERASE)
   {
      savedMask = SaveAndSetIRQMask();
      //Erase command
      fp[0] = INTEL_CMD_ERASE_SETUP;
      fp[0] = INTEL_CMD_ERASE_CONFIRM;

      RestoreIRQMask(savedMask);
      WaitReady_INTEL((kal_uint32)fp, INTEL_WAIT_ERASE);
   }
   else
   {
      ASSERT(0);
   }
   return FS_NO_ERROR;
}


/*******************************************************************//**
 * Shutdown NOR flash device
 *
 * @par Catagory:
 * NOR MTD (NOR FDM 4.0, INTEL-series)
 *
 * @param[in] DriveData       NOR flash MTD data
 *
 * @remarks
 * This function must be placed on RAM because flash may be busy/resumed inside!
 **********************************************************************/
#ifndef __NOR_FDM5__
#ifndef __COMBO_MEMORY_SUPPORT__
static int ShutDown_INTEL(void *DriveData)
{
   NOR_Flash_MTD_Data  *D = DriveData;
   volatile FLASH_CELL *fp = (volatile FLASH_CELL*)D->CurrAddr;
   FLASH_CELL          stat_data;
   kal_uint32          data_cache_id;
   #if defined(__SINGLE_BANK_NOR_FLASH_SUPPORT__)
   kal_uint32          saved_mask;
   #endif /* __SINGLE_BANK_NOR_FLASH_SUPPORT__ */

   data_cache_id = INT_DisableDataCache();

   while (1)
   {
      #if defined(__SINGLE_BANK_NOR_FLASH_SUPPORT__)
      saved_mask = SaveAndSetIRQMask();

      // resume suspended operation issued by ISR (ESB only)
      if(NOR_FLASH_SUSPENDED)
      {
         *(volatile FLASH_CELL*)fp = INTEL_CMD_RESUME;

         NOR_FLASH_SUSPENDED = KAL_FALSE;

         #ifdef __MONZA_2G__
         gNOR_ReturnReadyEnd = NOR_DEFAULT_RETURN_READY_LATENCY;
         #endif
      }
      #endif  /* __SINGLE_BANK_NOR_FLASH_SUPPORT__ */

      // read status register
      *(volatile FLASH_CELL*)fp = INTEL_CMD_RD_SR;
      stat_data = *(volatile FLASH_CELL*)fp;

      // if flash is ready, break, else loops again
      if (stat_data & INTEL_READY_FLAG)
      {
         // set flash to read array (if not, read operation later will get status data and lead to data abort)
        *(volatile FLASH_CELL*)fp = INTEL_CMD_RD_ARRAY;

         #if defined(__SINGLE_BANK_NOR_FLASH_SUPPORT__)
         NOR_FLASH_BUSY = KAL_FALSE;
         RestoreIRQMask(saved_mask);
         #endif /* __SINGLE_BANK_NOR_FLASH_SUPPORT__ */

         break;
      }
      else
      {
         #if defined(__SINGLE_BANK_NOR_FLASH_SUPPORT__)
         RestoreIRQMask(saved_mask);
         #endif /* __SINGLE_BANK_NOR_FLASH_SUPPORT__ */
      }
   }

   D->CurrAddr = NULL;

   INT_RestoreDataCache(data_cache_id);

   return FS_NO_ERROR;
}
#endif // !_COMBO_MEMORY_SUPPORT__
#endif /* !__NOR_FDM5__ */

/*-----------------------------------*/
static int EraseBlock_INTEL(void * DriveData, kal_uint32 BlockIndex)
{
   kal_uint32 savedMask;

#if !(defined(__SINGLE_BANK_NOR_FLASH_SUPPORT__))
   kal_uint8 Retry = 0;
#endif

#ifndef __NOR_FDM5__
   NOR_Flash_MTD_Data * D = DriveData;
   volatile FLASH_CELL * fp = (volatile FLASH_CELL *) D->CurrAddr;
   ASSERT((~D->Signature == (kal_uint32)D->RegionInfo));
#else
   NOR_MTD_DATA *D= DriveData;
   volatile FLASH_CELL * fp = (volatile FLASH_CELL *)BlockAddress(D,BlockIndex);
   ASSERT(D->Signature == ~((kal_uint32)D->LayoutInfo));
#endif

   waitNonBlockEraseDone();

#if !(defined(__SINGLE_BANK_NOR_FLASH_SUPPORT__))
ERASE:
#endif

   savedMask = SaveAndSetIRQMask();

   //Erase command
   fp[0] = INTEL_CMD_ERASE_SETUP;
   fp[0] = INTEL_CMD_ERASE_CONFIRM;

#if defined(__SINGLE_BANK_NOR_FLASH_SUPPORT__)

   NOR_FLASH_BUSY = KAL_TRUE;
   RestoreIRQMask(savedMask);
   while( FS_FLASH_ERASE_BUSY == CheckDeviceReady_INTEL(DriveData, BlockIndex) ) {
      // polling flash status per 1 ms to avoid heavy EMI traffic
      // To Do: avoid smart phone modem load to reference NOR MTD
      //DelayAWhile_UST(1000);
   	  BLTest(2);
   }

#else /* multi-bank */

   RestoreIRQMask(savedMask);
   // Intel Sibley had a issue which power-off during erase busy will cause erase failure in the next time power-up.
   // Issue second time seems work.
   if(WaitReady_INTEL((kal_uint32)fp, INTEL_WAIT_ERASE)==RESULT_FLASH_FAIL) {
   	  if (Retry<3) {
	   	  Retry++;
		  fp[0] = INTEL_CMD_CLR_SR;
		  fp[0] = INTEL_CMD_RD_ARRAY;
	   	  goto ERASE;
   	  } else {
   	      ASSERT(0);
   	  }
   }

#endif  /* __SINGLE_BANK_NOR_FLASH_SUPPORT__ */

#if defined(__BASIC_LOAD_FLASH_TEST__)
	EraseNum++;
#endif

   return FS_NO_ERROR;
}

/*-----------------------------------*/

#if (defined(__SINGLE_BANK_NOR_FLASH_SUPPORT__))

/* ------------------------------------------------------------------ */
kal_int32 CheckReadyAndResume_INTEL(kal_uint32 addr,kal_uint16 data) /* for program operation only */
{
   kal_uint32 data_cache_id;
   static kal_uint16 check_data = 0;
   //static kal_uint16 toggle_data = 0;
   kal_uint32 savedMask;
   kal_int32   status = RESULT_FLASH_BUSY;

   savedMask = SaveAndSetIRQMask();

   if(NOR_FLASH_SUSPENDED)
   {
      SNOR_MTD_ASSERT(NOR_FLASH_BUSY, *(volatile kal_uint16*)addr, *(volatile kal_uint16*)addr, addr);

      *(volatile kal_uint16*)addr = INTEL_CMD_RESUME;
      *(volatile kal_uint16*)addr = INTEL_CMD_RD_SR;

      NOR_FLASH_SUSPENDED = KAL_FALSE;

      #ifdef __MONZA_2G__
      gNOR_ReturnReadyEnd = NOR_DEFAULT_RETURN_READY_LATENCY;
      #endif
   }

   data_cache_id = INT_DisableDataCache();

   *(volatile kal_uint16*)addr = INTEL_CMD_RD_SR;
   check_data = *(volatile kal_uint16*)addr;
   *(volatile kal_uint16*)addr = INTEL_CMD_RD_ARRAY;
   
   if(check_data & INTEL_READY_FLAG)
   {
      check_data = *(volatile kal_uint16*)addr;
      NOR_FLASH_BUSY = KAL_FALSE;
      if (check_data == data) {
	      status = RESULT_FLASH_DONE;
      } else {
          status = RESULT_FLASH_FAIL;
      }
   }

   INT_RestoreDataCache(data_cache_id);
   RestoreIRQMask(savedMask);

   return status;
}
#endif /* __SINGLE_BANK_NOR_FLASH_SUPPORT__ */


#ifdef NOR_FLASH_TYPE_INTEL_SERIES

kal_int32 WordProgram_INTEL(volatile FLASH_CELL* Address, FLASH_CELL Data)
{
   kal_uint32 savedMask;
   kal_int32 result = RESULT_FLASH_BUSY;

   savedMask = SaveAndSetIRQMask();

   ((volatile FLASH_CELL*)Address)[0] = INTEL_CMD_CLR_SR; //clear status register first
   ((volatile FLASH_CELL*)Address)[0] = INTEL_CMD_PGM_WORD;
   ((volatile FLASH_CELL*)Address)[0] = Data;

#if defined(__SINGLE_BANK_NOR_FLASH_SUPPORT__)

   NOR_FLASH_BUSY = KAL_TRUE;
   RestoreIRQMask(savedMask);
   do
   {
      result = CheckReadyAndResume_INTEL((kal_uint32)Address, Data);
      BLTest(1);
   }
   while (result == RESULT_FLASH_BUSY);

#else  /* multi-bank */

   RestoreIRQMask(savedMask);
   result = WaitReady_INTEL((kal_uint32)Address, INTEL_WAIT_PROGRAM);

#endif /* __SINGLE_BANK_NOR_FLASH_SUPPORT__ */
   return result;
}

static int ProgramData_INTEL(void * DriveData, void * Address, void * Data, kal_uint32 Length)
{
   kal_uint32 savedMask;
   kal_uint32  restore_value;
   kal_int32 result = RESULT_FLASH_BUSY;

#ifndef __NOR_FDM5__
   NOR_Flash_MTD_Data * D = DriveData;
   ASSERT((~D->Signature == (kal_uint32)D->RegionInfo));
#else
   NOR_MTD_DATA *D= DriveData;
   ASSERT(D->Signature == ~((kal_uint32)D->LayoutInfo));
#endif

#if defined(__BASIC_LOAD_FLASH_TEST__)
   ProgramNum++;
#endif

   switch (Length)
   {
      case sizeof(FLASH_CELL):

         result = WordProgram_INTEL(Address, *(FLASH_CELL*)Data);

         break;

      case 1:
      {
         volatile FLASH_CELL *fp;
         kal_uint32 ofs = ((kal_uint32) Address) & (sizeof(FLASH_CELL)-1);
         FLASH_CELL Cell;
         kal_uint8 *b = (kal_uint8*) &Cell;

         fp   = (FLASH_CELL*) (((kal_uint32) Address) & ~(sizeof(FLASH_CELL)-1)); // round it down
         Cell = fp[0];

         b[ofs] = ((kal_uint8*)Data)[0];

         result = WordProgram_INTEL(fp, Cell);

      }
      break;

#ifdef __PAGE_BUFFER_PROGRAM__
      case 512:

#ifdef __COMBO_MEMORY_SUPPORT__
      if(PAGE_BUFFER_SIZE)
#endif		
      {
         kal_uint32 ISRCountBefore,ISRCountAfter;
         kal_uint32 i, j, k;
         volatile FLASH_CELL *fp,*dfp;
         FLASH_CELL *dtp;

         fp = (volatile FLASH_CELL *)Address;

         if((((kal_uint32)Data) % sizeof(FLASH_CELL)))   // Data address is not word-aligned
         {
            kal_uint8 *bdp =	(kal_uint8*)Data;
            FLASH_CELL Cell;
            kal_uint8 *b = (kal_uint8*)&Cell;
            j = 0;

            for(k = 0; k < (Length/sizeof(FLASH_CELL))/PAGE_BUFFER_SIZE; k++)
            {

               dfp = &(fp[k*PAGE_BUFFER_SIZE]);

               savedMask = SaveAndSetIRQMask();

               ISRCountBefore = PROCESSING_IRQ_CNT;

               *dfp = INTEL_CMD_CLR_SR;	//clear status register first
               *dfp = INTEL_CMD_BUF_PGM;	//enter buffered programming
               *dfp = PAGE_BUFFER_SIZE-1; //set data count
               b[0]=bdp[j++];
               b[1]=bdp[j++];
               *dfp++ = Cell;

#if !(defined(__SINGLE_BANK_NOR_FLASH_SUPPORT__))
               RestoreIRQMask(savedMask);
#endif

               for(i = 1; i < PAGE_BUFFER_SIZE; i++)
               {
                  b[0]=bdp[j++];
                  b[1]=bdp[j++];
                  *dfp++ = Cell;
               }

               fp[k*PAGE_BUFFER_SIZE] = INTEL_CMD_BUF_PGM_CNF;   // set confirm command to flush buffer to flash

               ISRCountAfter = PROCESSING_IRQ_CNT;

#if defined(__SINGLE_BANK_NOR_FLASH_SUPPORT__)

               NOR_FLASH_BUSY = KAL_TRUE;
               RestoreIRQMask(savedMask);
               do
               {
                  result = CheckReadyAndResume_INTEL((kal_uint32)&fp[(k+1)*PAGE_BUFFER_SIZE-1], Cell);
                  BLTest(3);
               }
               while (result == RESULT_FLASH_BUSY);

               if (result == RESULT_FLASH_FAIL)
                  return result;

#else  /* multi-bank */

               result = WaitReady_INTEL((kal_uint32)&fp[k*PAGE_BUFFER_SIZE], INTEL_WAIT_PROGRAM);
               if(ISRCountBefore != ISRCountAfter)
               {
                  if (CompareData((void*)&(fp[k*PAGE_BUFFER_SIZE]),(void*)&(bdp[k*PAGE_BUFFER_SIZE<<1]),PAGE_BUFFER_SIZE)==KAL_TRUE)
                  {
                     ASSERT(0);
                  }
               }

#endif  /* __SINGLE_BANK_NOR_FLASH_SUPPORT__ */
            }

         }
         else   //Data address is word-aligned
         {
            FLASH_CELL *dp = (FLASH_CELL*)Data;

            for(k = 0; k < (Length/sizeof(FLASH_CELL))/PAGE_BUFFER_SIZE; k++)
            {
               dfp = &(fp[k*PAGE_BUFFER_SIZE]);
               dtp = &(dp[k*PAGE_BUFFER_SIZE]);

               savedMask = SaveAndSetIRQMask();

               ISRCountBefore = PROCESSING_IRQ_CNT;

               *dfp = INTEL_CMD_CLR_SR;	 //clear status register first
               *dfp = INTEL_CMD_BUF_PGM;	 // enter buffered programming
               *dfp = PAGE_BUFFER_SIZE-1;  // set data count
               *dfp++ = *dtp++;

#if !(defined(__SINGLE_BANK_NOR_FLASH_SUPPORT__))
               RestoreIRQMask(savedMask);
#endif

               for(i = 1; i < PAGE_BUFFER_SIZE; i++)
               {
                  *dfp++ = *dtp++;  // fill data to device buffer
               }

               fp[k*PAGE_BUFFER_SIZE] = INTEL_CMD_BUF_PGM_CNF; // set confirm command to flush buffer to flash

               ISRCountAfter = PROCESSING_IRQ_CNT;

#if defined(__SINGLE_BANK_NOR_FLASH_SUPPORT__)

               NOR_FLASH_BUSY = KAL_TRUE;
               RestoreIRQMask(savedMask);
               do
               {
                  result = CheckReadyAndResume_INTEL((kal_uint32)&fp[(k+1)*PAGE_BUFFER_SIZE-1], (kal_uint16)dp[(k+1)*PAGE_BUFFER_SIZE-1]);
                  BLTest(5);
               }
               while (result == RESULT_FLASH_BUSY);

               if(result == RESULT_FLASH_FAIL)
                  return result;

#else  /* multi-bank */

               result = WaitReady_INTEL((kal_uint32)&fp[k*PAGE_BUFFER_SIZE], INTEL_WAIT_PROGRAM);
               if(ISRCountBefore != ISRCountAfter)
               {
                  if (CompareData((void*)&(fp[k*PAGE_BUFFER_SIZE]),(void*)&(dp[k*PAGE_BUFFER_SIZE]),PAGE_BUFFER_SIZE)==KAL_TRUE)
                  {
                     ASSERT(0);
                  }
               }

#endif /* __SINGLE_BANK_NOR_FLASH_SUPPORT__ */
            }

         }

         break;  // break the 512 case only PAGE_BUFFER_SIZE != 0 (when combo memory turn on, PAGE_BUFFER_SIZE may be 0 even if __PAGE_BUFFER_PROGRAM__ defined)
      }
      // if combo memory support on, PAGE_BUFFER_SIZE == 0, do not break the switch case, do word program at the default case
#endif //  __PAGE_BUFFER_PROGRAM__
      default:
      {
         kal_uint32 i, j;
         volatile FLASH_CELL *fp;

         fp = (volatile FLASH_CELL *)Address;
         if((((kal_uint32)Data) % sizeof(FLASH_CELL)))  // Data address is not word-aligned
         {
            kal_uint8 *bdp =  (kal_uint8*)Data;
            FLASH_CELL Cell;
            kal_uint8 *b = (kal_uint8*)&Cell;

            j = 0;
            for(i = 0; i < Length/sizeof(FLASH_CELL); i++)
            {
               b[0] = bdp[j++];
               b[1] = bdp[j++];

               result = WordProgram_INTEL(&fp[i], Cell);

               if (result == RESULT_FLASH_FAIL)
                  return RESULT_FLASH_FAIL;

            }
         }
         else  // Data address is word-aligned
         {
            FLASH_CELL *dp = (FLASH_CELL*)Data;

            for(i = 0; i < Length/sizeof(FLASH_CELL); i++)
            {

               result = WordProgram_INTEL(&fp[i], dp[i]);

               if (result == RESULT_FLASH_FAIL)
                  return RESULT_FLASH_FAIL;

            }
         }
      }
      break;

   }

   if (result == RESULT_FLASH_FAIL)
      return RESULT_FLASH_FAIL;

   return FS_NO_ERROR;
}
#endif


#if defined(__INTEL_SIBLEY__) //__INTEL_SIBLEY__

/*******************************************************************//**
 * Program data to NOR flash
 *
 * @par Catagory:
 * NOR MTD (SIBLEY)
 *
 * @param[in,out] DriveData   NOR flash drive data
 * @param[in]     Address     Logical sector ID to recoverable write (see remarks!)
 *
 * @notes
 *
 * @remarks
 * 1. "Sector" may not be the actual logical sector ID to recoverable write! Because in SIBLEY, two continuous logical sectors share one physical sector, the same "Sector" will be used when writing logical sectors of the same physical sector!
 *
 **********************************************************************/
static int ProgramData_SIB(void *DriveData, void *Address, void *Data, kal_uint32 Length)
{

   volatile FLASH_CELL  *fp = (volatile FLASH_CELL*)Address;
   FLASH_CELL           *dp = (FLASH_CELL*)Data;
   kal_uint8            *Bdp = (kal_uint8 *)Data;
   kal_uint32           savedMask, i;
    kal_int32           result = RESULT_FLASH_BUSY;
#ifndef __NOR_FDM5__
   NOR_Flash_MTD_Data *D = DriveData;
   ASSERT((~D->Signature == (kal_uint32)D->RegionInfo));
#else
   NOR_MTD_DATA *D= DriveData;
   ASSERT(D->Signature == ~((kal_uint32)D->LayoutInfo));
#endif

#if defined(__BASIC_LOAD_FLASH_TEST__)
   ProgramNum++;
#endif

    waitNonBlockEraseDone();

   NOR_PROFILE_MTD_WRITE_Count();

   // buffer program
   if(Length > 16)
   {
      ASSERT((Length & 1) == 0);

      // data address is word-aligned
      if (((kal_uint32)Data & 0x1) == 0)
      {
         fp[0] = INTEL_CMD_CLR_SR;        //clear status register first
         fp[0] = SIB_CMD_PGM_BUF_C1;
         fp[0] = (Length >> 1) - 1;
         for(i = 0; i < Length / sizeof(FLASH_CELL); i++)
         {
            fp[i] = dp[i];
         }
         savedMask = SaveAndSetIRQMask();
         fp[0] = SIB_CMD_PGM_BUF_C2;
      }
      // buffer program, data address is not word-aligned
      else
      {
         FLASH_CELL Cell;
         kal_uint8 *b = (kal_uint8*) &Cell;

         // buffered program
         fp[0] = INTEL_CMD_CLR_SR;        //clear status register first
         fp[0] = SIB_CMD_PGM_BUF_C1;
         fp[0] = (Length >> 1) - 1;
         for(i = 0; i < Length / sizeof(FLASH_CELL); i++)
         {
            b[0] = Bdp[0];
            b[1] = Bdp[1];
            fp[i] = Cell;
            Bdp += 2;
         }
         savedMask = SaveAndSetIRQMask();
         fp[0] = SIB_CMD_PGM_BUF_C2;
      }

      NOR_PROFILE_MTD_WRITE_Start();
#if defined(__SINGLE_BANK_NOR_FLASH_SUPPORT__)

      NOR_FLASH_BUSY = KAL_TRUE;
      RestoreIRQMask(savedMask);

      do
      {
         result = CheckReadyAndResume_SIB((kal_uint32)fp);
         BLTest(1);
      }
      while (result == RESULT_FLASH_BUSY);


#else  /* multi-bank */

      RestoreIRQMask(savedMask);
      result = WaitReady_SIB((kal_uint32)&fp[0], INTEL_WAIT_PROGRAM, Length >> 5 );

#endif /* __SINGLE_BANK_NOR_FLASH_SUPPORT__ */
      NOR_PROFILE_MTD_WRITE_End();

      // Inside CompareData, there will be NOT assert if compare data failed. So it does have to compare data after buffer programming (w08.48).
   }
   // word program
   else if(Length <= 16)
   {
      kal_uint32 AddrPtr = (kal_uint32)Address;
      kal_uint32 DataPtr = (kal_uint32)Data;
      kal_uint32 ofs;
      FLASH_CELL Cell;
      kal_uint8 *b = (kal_uint8*) &Cell;

      // A3 must equal to zero
      ASSERT(((kal_uint32)Address&0x10)==0 &&(((kal_uint32)Address+Length-1)&0x10)==0);

      while(Length >0)
      {
         if ((AddrPtr % sizeof(FLASH_CELL) !=0) || (Length < sizeof(FLASH_CELL)))
         {
            ofs = (AddrPtr) & (sizeof(FLASH_CELL)-1);
            fp = (FLASH_CELL*) (AddrPtr & ~(sizeof(FLASH_CELL)-1)); // round it down
            Cell = fp[0];
            b[ofs] = ((kal_uint8*)DataPtr)[0];
            Length=Length-1;
            AddrPtr=AddrPtr+1;
            DataPtr=DataPtr+1;
         }
         else
         {
            fp = (FLASH_CELL*) (AddrPtr);
            b[0] = ((kal_uint8*)DataPtr)[0];
            b[1] = ((kal_uint8*)DataPtr)[1];
            Length=Length-2;
            AddrPtr=AddrPtr+2;
            DataPtr=DataPtr+2;
         }
         savedMask = SaveAndSetIRQMask();
         fp[0] = INTEL_CMD_CLR_SR;        //clear status register first
         fp[0] = SIB_CMD_PGM_WORD;
         fp[0] = Cell;

         NOR_PROFILE_MTD_WRITE_Start();
#if defined(__SINGLE_BANK_NOR_FLASH_SUPPORT__)

         NOR_FLASH_BUSY = KAL_TRUE;
         RestoreIRQMask(savedMask);
         do
         {
            result = CheckReadyAndResume_SIB((kal_uint32)fp);
            BLTest(1);
         }
         while (result == RESULT_FLASH_BUSY);


#else  /* multi-bank */

         RestoreIRQMask(savedMask);
         result = WaitReady_SIB((kal_uint32)fp, INTEL_WAIT_PROGRAM, 0);

#endif /* __SINGLE_BANK_NOR_FLASH_SUPPORT__ */
         NOR_PROFILE_MTD_WRITE_End();


         if (result == RESULT_FLASH_FAIL)
            return RESULT_FLASH_FAIL;
      }
   }
   else
   {
      ASSERT(0);
   }
   return FS_NO_ERROR;
}
#endif //__INTEL_SIBLEY__

#if (defined(__SINGLE_BANK_NOR_FLASH_SUPPORT__) && !defined(__COMBO_MEMORY_SUPPORT__))

extern NOR_FLASH_DRV_Data  FlashDriveData;
extern kal_bool            NOR_FLASH_BUSY;
extern kal_bool            NOR_FLASH_SUSPENDED;

static void waitReady(volatile FLASH_CELL *flash_base) /* instruction prefetch should be disabled */
{
   static FLASH_CELL s = 0 ;

   /* issue suspend command */
   flash_base[0] = INTEL_CMD_SUSPEND;
   flash_base[0] = INTEL_CMD_RD_SR;

   s = flash_base[0];
   while(!(s&INTEL_READY_FLAG))
   {
      flash_base[0] = INTEL_CMD_RD_SR;
      s = flash_base[0];
   }
   NOR_FLASH_SUSPENDED = KAL_TRUE;
   flash_base[0] = INTEL_CMD_RD_ARRAY;

}

#if !defined(__FUE__) && !defined(__UBL__)
void Flash_ReturnReady(void) /* should be invoked only when interrupt is disabled */
{
   NOR_Flash_MTD_Data *mtd_data = NULL;
   static FLASH_CELL s;
   kal_uint32 data_cache_id;
   volatile FLASH_CELL *flash_p = NULL;

   #if defined(__FOTA_DM__)
   if(FOTA_Flash_busy)
   {
      mtd_data = (NOR_Flash_MTD_Data *)NORFlashDriveData.MTDData;
   }
   else
   #endif   /* __FOTA_DM__ */
   {
      mtd_data = (NOR_Flash_MTD_Data *)FlashDriveData.MTDData;
   }

   ASSERT(~(mtd_data->Signature) == ((kal_uint32)mtd_data->RegionInfo));

   flash_p = (volatile FLASH_CELL *)mtd_data->CurrAddr;

   if((!NOR_FLASH_SUSPENDED) && NOR_FLASH_BUSY)
   {
      gNOR_ReturnReadyBegin = ust_get_current_time();  // get start time of Flash_ReturnReady (Only when flash is busy)

      data_cache_id = INT_DisableDataCache();

      flash_p[0] = INTEL_CMD_RD_SR;
      s = flash_p[0];

      if(!( s & INTEL_READY_FLAG))
      {
         waitReady(flash_p);
      }
      else
      {
         NOR_FLASH_BUSY = KAL_FALSE;
      }
      flash_p[0] = INTEL_CMD_RD_ARRAY;
      INT_RestoreDataCache(data_cache_id);

      gNOR_ReturnReadyEnd = ust_get_current_time();     // get end time of Flash_ReturnReady

   }
}
#else // UBL
void Flash_ReturnReady(void) /* should be invoked only when interrupt is disabled */
{
   return;	
}

#endif //!__UBL__


kal_bool Flash_CheckReady(void)
{
#ifdef __ERASE_QUEUE_ENABLE__	
   NOR_Flash_MTD_Data *mtd_data = (NOR_Flash_MTD_Data *)FlashDriveData.MTDData;
   static FLASH_CELL s;
   kal_uint32 data_cache_id;
   volatile FLASH_CELL *flash_p = NULL;
   kal_bool result = KAL_FALSE;

   ASSERT(~(mtd_data->Signature) == ((kal_uint32)mtd_data->RegionInfo));

#if (defined(__MULTI_BANK_NOR_DEVICE__) || defined(__ARM9_MMU__) || defined(__ARM11_MMU__))
   flash_p = (volatile kal_uint16*)FlashDriveData.processedBankAddr;
#else  /* !__MULTI_BANK_NOR_DEVICE__ && !__ARM9_MMU__ && !__ARM11_MMU__*/
   flash_p = (volatile FLASH_CELL *)mtd_data->CurrAddr;
#endif /* __MULTI_BANK_NOR_DEVICE__ || __ARM9_MMU__ || __ARM11_MMU__*/

   data_cache_id = INT_DisableDataCache();

   flash_p[0] = INTEL_CMD_RD_SR;
   s = flash_p[0];

   if(s & INTEL_READY_FLAG)
   {
      NOR_FLASH_BUSY = KAL_FALSE;
      result = KAL_TRUE;
   }
   flash_p[0] = INTEL_CMD_RD_ARRAY;
   INT_RestoreDataCache(data_cache_id);

   return result;
#else
   return KAL_FALSE;
#endif //__ERASE_QUEUE_ENABLE__   
}

void Flash_ResumeOperation(void)
{
#ifdef __ERASE_QUEUE_ENABLE__	
#if (defined(__MULTI_BANK_NOR_DEVICE__) || defined(__ARM9_MMU__) || defined(__ARM11_MMU__))
   volatile FLASH_CELL *fp = (volatile FLASH_CELL *) FlashDriveData.processedBankAddr;
#else  /* !__MULTI_BANK_NOR_DEVICE__ && !__ARM9_MMU__ && !__ARM11_MMU__*/
   NOR_Flash_MTD_Data  *mtd_data = (NOR_Flash_MTD_Data *)FlashDriveData.MTDData;
   volatile FLASH_CELL *fp = (volatile FLASH_CELL *) mtd_data->CurrAddr;
#endif /* __MULTI_BANK_NOR_DEVICE__ || __ARM9_MMU__ || __ARM11_MMU__*/

   SNOR_MTD_ASSERT(NOR_FLASH_BUSY && NOR_FLASH_SUSPENDED, NOR_FLASH_BUSY, NOR_FLASH_SUSPENDED, (fp[0]<<16)|fp[0]);

   fp[0] = INTEL_CMD_RESUME;
   fp[0] = INTEL_CMD_RD_SR;

   NOR_FLASH_SUSPENDED = KAL_FALSE;
#endif   
}

void Flash_SuspendOperation(void)
{
#ifdef __ERASE_QUEUE_ENABLE__
   NOR_Flash_MTD_Data *mtd_data = (NOR_Flash_MTD_Data *)FlashDriveData.MTDData;
#if (defined(__MULTI_BANK_NOR_DEVICE__) || defined(__ARM9_MMU__) || defined(__ARM11_MMU__))
   volatile FLASH_CELL *flash_p = (volatile FLASH_CELL *) FlashDriveData.processedBankAddr;
#else  /* !__MULTI_BANK_NOR_DEVICE__ && !__ARM9_MMU__ && !__ARM11_MMU__*/
   volatile FLASH_CELL *flash_p = (volatile FLASH_CELL *)mtd_data->CurrAddr;
#endif /* __MULTI_BANK_NOR_DEVICE__ || __ARM9_MMU__ || __ARM11_MMU__*/
   kal_uint32 data_cache_id;
   static FLASH_CELL s = 0 ;

   SNOR_MTD_ASSERT(NOR_FLASH_BUSY && !(NOR_FLASH_SUSPENDED), NOR_FLASH_BUSY, NOR_FLASH_SUSPENDED, (flash_p[0]<<16)|flash_p[0]);
   ASSERT(~(mtd_data->Signature) == ((kal_uint32)mtd_data->RegionInfo));

   data_cache_id = INT_DisableDataCache();

   /* issue suspend command */
   flash_p[0] = INTEL_CMD_SUSPEND;
   flash_p[0] = INTEL_CMD_RD_SR;

   s = flash_p[0];
   while(!(s&INTEL_READY_FLAG))
   {
      flash_p[0] = INTEL_CMD_RD_SR;
      s = flash_p[0];
   }
   flash_p[0] = INTEL_CMD_RD_ARRAY;
   NOR_FLASH_SUSPENDED = KAL_TRUE;
   INT_RestoreDataCache(data_cache_id);
   #endif   
}

/* program a word at one time */
void Flash_ProgramData(void *target, void *src, kal_uint32 size)
{
   volatile FLASH_CELL *dest = (volatile FLASH_CELL*)target;
   FLASH_CELL stat_data;
   kal_uint32 idx = 0;
   kal_uint32 data_cache_id = 0;

   SNOR_MTD_ASSERT(!((((kal_uint32)dest) & (sizeof(FLASH_CELL)-1)) || (((kal_uint32)src) & (sizeof(FLASH_CELL)-1))),
                   (kal_uint32)dest, (kal_uint32)src, sizeof(FLASH_CELL));

   data_cache_id = INT_DisableDataCache();

   while(size)
   {
      dest[idx] = INTEL_CMD_CLR_SR;
      #ifndef __INTEL_SIBLEY__
      dest[idx] = INTEL_CMD_PGM_WORD;
      #else //__INTEL_SIBLEY__
      dest[idx] = SIB_CMD_PGM_WORD;
      #endif //__INTEL_SIBLEY__
      dest[idx] = ((FLASH_CELL*)src)[idx];
      NOR_FLASH_BUSY = KAL_TRUE;

      while(1)
      {
         dest[idx] = INTEL_CMD_RD_SR;
         stat_data = dest[idx];
         if(stat_data & INTEL_READY_FLAG)
            break;
      }
      dest[idx]= INTEL_CMD_RD_ARRAY;

      if (stat_data & INTEL_PROGRAM_ERROR_FLAG) {
         ASSERT(0);
     }

      idx++;
      size -= sizeof(FLASH_CELL);
   }

   INT_RestoreDataCache(data_cache_id);
}

#endif /* __SINGLE_BANK_NOR_FLASH_SUPPORT__ */

/*-----------------------------------*/
static int NonBlockEraseBlock_INTEL(void * DriveData, kal_uint32  BlockIndex) /* Added by Eric */
{
   kal_uint32 savedMask;
#ifndef __NOR_FDM5__
   NOR_Flash_MTD_Data * D = DriveData;
   volatile FLASH_CELL *fp = (volatile FLASH_CELL *) D->CurrAddr;
   ASSERT((~D->Signature == (kal_uint32)D->RegionInfo));
#else
   NOR_MTD_DATA *D= DriveData;
   volatile FLASH_CELL * fp = (volatile FLASH_CELL *)BlockAddress(D,BlockIndex);;
   ASSERT(D->Signature == ~((kal_uint32)D->LayoutInfo));
#endif

   waitNonBlockEraseDone();

   savedMask = SaveAndSetIRQMask();
   //Erase command
   fp[0] = INTEL_CMD_ERASE_SETUP;
   fp[0] = INTEL_CMD_ERASE_CONFIRM;

#if defined(__SINGLE_BANK_NOR_FLASH_SUPPORT__)
   NOR_FLASH_BUSY = KAL_TRUE;
#endif
   RestoreIRQMask(savedMask);

#if defined(__BASIC_LOAD_FLASH_TEST__)
	EraseNum++;
#endif

   BLTest(1);

   gNonBlockingEraseBlockAddr = (kal_uint32)fp;

   return FS_NO_ERROR;
}

/*-----------------------------------*/
#if defined(__SINGLE_BANK_NOR_FLASH_SUPPORT__)
static kal_int32 CheckDeviceReady_INTEL(void * DriveData, kal_uint32 BlockIndex) /* Added by Eric */
{
   kal_uint16 stat_data;
   kal_int32   status;
   kal_uint32 data_cache_id;
   kal_uint32 savedMask = 0;

   NOR_Flash_MTD_Data * D = DriveData;
   volatile FLASH_CELL * fp = (volatile FLASH_CELL *) D->CurrAddr;
   ASSERT((~D->Signature == (kal_uint32)D->RegionInfo));

   /* ensure that the status check is atomic */
   savedMask = SaveAndSetIRQMask();
   data_cache_id = INT_DisableDataCache();

   fp[0] = INTEL_CMD_RD_SR;
   stat_data = fp[0];

   if(stat_data & INTEL_READY_FLAG)
   {
      if(stat_data & INTEL_ERASE_SUSPEND)
      {
         /* flash is erase suspended */
         SNOR_MTD_ASSERT( NOR_FLASH_BUSY, NOR_FLASH_SUSPENDED, (kal_uint32)fp, (fp[0] << 16) | fp[0] );

         fp[0] = INTEL_CMD_RESUME;

         NOR_FLASH_SUSPENDED = KAL_FALSE;

         #ifdef __MONZA_2G__
         gNOR_ReturnReadyEnd = NOR_DEFAULT_RETURN_READY_LATENCY;
         #endif

         status =  FS_FLASH_ERASE_BUSY;
      }
      else
      {
         fp[0] = INTEL_CMD_RD_ARRAY;
         NOR_FLASH_BUSY = KAL_FALSE;
         /********************************************//**
          * If an interrupt comes during program/erase, in waitReady(), the device may deny the
          * "Suspend Erase/Program" command because the device is near/already ready. However,
          * NOR_FLASH_SUSPENDED is still be set to KAL_TRUE.
          *
          * In such case, after back to erase/program operation, CheckDeviceReady will reach here
          * because flash is not busy and not erase suspended (but with NOR_FLASH_SUSPENDED = KAL_TRUE). If NOR_FLASH_SUSPENDED
          * is not set to KAL_FALSE here, next time when an interrupt comes during erase/program
          * operation, Flash_ReturnReady() will be misleaded by wrong NOR_FLASH_SUSPENDED and return
          * to IRQ handler directly even if flash is still erasing/programing, leading to an execution
          * error! (Added in w08.28)
          ***********************************************/
         NOR_FLASH_SUSPENDED = KAL_FALSE;
         status = FS_NO_ERROR;
      }
   }
   else
   {
      status = FS_FLASH_ERASE_BUSY;
   }

   INT_RestoreDataCache(data_cache_id);
   RestoreIRQMask(savedMask);

   if((gNonBlockingEraseBlockAddr == (kal_uint32)fp) && (FS_NO_ERROR == status))
   {
      gNonBlockingEraseBlockAddr = INVALID_BLOCK_ADDR;   	
   }


   return status;
}
#else
static int CheckDeviceReady_INTEL(void * DriveData, kal_uint32 BlockIndex) /* Added by Eric */
{
   kal_uint16 stat_data;
   kal_uint32 data_cache_id;
   kal_uint32 savedMask;

#ifndef __NOR_FDM5__
   NOR_Flash_MTD_Data * D = DriveData;
   volatile FLASH_CELL * fp = (volatile FLASH_CELL *) D->CurrAddr;
   ASSERT((~D->Signature == (kal_uint32)D->RegionInfo));
#else
   NOR_MTD_DATA *D= DriveData;
   volatile FLASH_CELL * fp = (volatile FLASH_CELL *)BlockAddress(D,BlockIndex);
   ASSERT(D->Signature == ~((kal_uint32)D->LayoutInfo));
#endif

   savedMask = SaveAndSetIRQMask();
   data_cache_id = INT_DisableDataCache();

   fp[0] = INTEL_CMD_RD_SR;
   stat_data = fp[0];
   fp[0] = INTEL_CMD_RD_ARRAY;

   INT_RestoreDataCache(data_cache_id);
   RestoreIRQMask(savedMask);

   if(stat_data & INTEL_READY_FLAG)
   {

       if(gNonBlockingEraseBlockAddr == (kal_uint32)fp)
       {
          gNonBlockingEraseBlockAddr = INVALID_BLOCK_ADDR;   	
       }
      return FS_NO_ERROR;
   }
   else
      return FS_FLASH_ERASE_BUSY;
}
#endif
/*-----------------------------------*/
#ifndef __COMBO_MEMORY_SUPPORT__
static int SuspendErase_INTEL(void * DriveData, kal_uint32 BlockIndex) /* Added by Eric */
{

#ifndef __NOR_FDM5__
   NOR_Flash_MTD_Data * D = DriveData;
   volatile FLASH_CELL *fp = (volatile FLASH_CELL *) D->CurrAddr;
#else
   NOR_MTD_DATA *D= DriveData;
   volatile FLASH_CELL * fp = (volatile FLASH_CELL *)BlockAddress(D,BlockIndex);
#endif

   FLASH_CELL s = 0;
   kal_uint32 data_cache_id;

#if (defined(__SINGLE_BANK_NOR_FLASH_SUPPORT__))
   kal_uint32 savedMask;
   savedMask = SaveAndSetIRQMask();
#endif

   data_cache_id = INT_DisableDataCache();

   fp[0] = INTEL_CMD_SUSPEND;
   fp[0] = INTEL_CMD_RD_SR;
   s = fp[0];
   while(!(s&INTEL_READY_FLAG))
   {
      fp[0] = INTEL_CMD_RD_SR;
      s = fp[0];
   }
   fp[0] = INTEL_CMD_RD_ARRAY;

#if defined(__SINGLE_BANK_NOR_FLASH_SUPPORT__)
   NOR_FLASH_SUSPENDED = KAL_TRUE;
#endif

   INT_RestoreDataCache(data_cache_id);

#if (defined(__SINGLE_BANK_NOR_FLASH_SUPPORT__))
   RestoreIRQMask(savedMask);
#endif

   return FS_NO_ERROR;
}

/*-----------------------------------*/
static int ResumeErase_INTEL(void * DriveData, kal_uint32 BlockIndex) /* Added by Eric */
{
#if defined(__SINGLE_BANK_NOR_FLASH_SUPPORT__)
   kal_uint32 savedMask;
#endif

#ifndef __NOR_FDM5__
   NOR_Flash_MTD_Data * D = DriveData;
   volatile FLASH_CELL *fp = (volatile FLASH_CELL *) D->CurrAddr;
#else
   NOR_MTD_DATA *D= DriveData;
   volatile FLASH_CELL * fp = (volatile FLASH_CELL *)BlockAddress(D,BlockIndex);
#endif


#if defined(__SINGLE_BANK_NOR_FLASH_SUPPORT__)
   savedMask = SaveAndSetIRQMask();
#endif

   fp[0] = INTEL_CMD_RESUME;

#if defined(__SINGLE_BANK_NOR_FLASH_SUPPORT__)
   NOR_FLASH_SUSPENDED = KAL_FALSE;
   RestoreIRQMask(savedMask);
#endif

   return FS_NO_ERROR;
}
#endif //!__COMBO_MEMORY_SUPPORT__


/*-----------------------------------*/
#ifdef __INTEL_SIBLEY__
static int BlankCheck_SIB(void * DriveData, kal_uint32 BlockIndex) //Especially for Sibley
{
   kal_uint32 savedMask;
   kal_uint16 stat_data;

#ifndef __NOR_FDM5__
   NOR_Flash_MTD_Data * D = DriveData;
   volatile FLASH_CELL * fp = (volatile FLASH_CELL *) D->CurrAddr;
   ASSERT((~D->Signature == (kal_uint32)D->RegionInfo));
#else
   NOR_MTD_DATA *D= DriveData;
   volatile FLASH_CELL * fp = (volatile FLASH_CELL *)BlockAddress(D,BlockIndex);
   ASSERT(D->Signature == ~((kal_uint32)D->LayoutInfo));
#endif

   savedMask = SaveAndSetIRQMask();
   //Blank Check Command
   fp[0] = SIB_CMD_BLANK_CK_C1;
   fp[0] = SIB_CMD_BLANK_CK_C2;
   RestoreIRQMask(savedMask);

   WaitReady_INTEL((kal_uint32)fp, SIB_WAIT_BLANK_CHECK);
   //Read Status Command
   savedMask = SaveAndSetIRQMask();
   fp[0] = INTEL_CMD_RD_SR;
   stat_data = fp[0];
   fp[0] = INTEL_CMD_CLR_SR;
   fp[0] = INTEL_CMD_RD_ARRAY;
   RestoreIRQMask(savedMask);
   return (stat_data & SIB_NOT_ALL_ERASED_FLAG)?0:1; // SR[5]=1 means not all erased
}
#endif


/*--------------------------------------------------------------------------
     Single bank NOR flash support
  --------------------------------------------------------------------------*/
#if defined(__SINGLE_BANK_NOR_FLASH_SUPPORT__)

#if !defined(__FUE__) && !defined(__UBL__)

kal_bool IsEraseSuspended_INTEL(void * DriveData, kal_uint32 BlockIndex)
{
   kal_uint16 stat_data = 0;
   kal_uint32 data_cache_id = 0, savedMask = 0;
#ifndef __NOR_FDM5__
   NOR_Flash_MTD_Data * D = DriveData;
   volatile FLASH_CELL * fp = (volatile FLASH_CELL *) D->CurrAddr;
   #ifdef DEBUG
      SNOR_MTD_ASSERT(D->CurrAddr == BlockAddress(D, BlockIndex), (kal_uint32)(D->CurrAddr), (kal_uint32)(BlockAddress(D, BlockIndex)), BlockIndex);
   #endif
#else
   NOR_MTD_DATA *D= DriveData;
   volatile FLASH_CELL * fp = (volatile FLASH_CELL *)BlockAddress(D,BlockIndex);
#endif

   savedMask = SaveAndSetIRQMask();

   data_cache_id = INT_DisableDataCache();

   // Ready Status
   fp[0] = INTEL_CMD_RD_SR;
   stat_data = fp[0];

   // Switch back to Array mode
   fp[0] = INTEL_CMD_RD_ARRAY;

   INT_RestoreDataCache(data_cache_id);
   RestoreIRQMask(savedMask);

   if(stat_data & INTEL_READY_FLAG)
   {
      if(stat_data & INTEL_ERASE_SUSPEND)
      {
         return KAL_TRUE;
      }
   }
   
   return KAL_FALSE;

}

#else    /* __FUE__ */

kal_bool IsEraseSuspended_INTEL(void * DriveData, kal_uint32 BlockIndex)
{
   return KAL_FALSE;
}

#endif   /* !__FUE__ */

#endif   /* __SINGLE_BANK_NOR_FLASH_SUPPORT__ */

#if defined(__SINGLE_BANK_NOR_FLASH_SUPPORT_PRAGMA__) || defined(__NOR_FULL_DRIVER_PRAGMA__)
   #pragma arm section code
#endif


/********************************************/
/*                                                                            */
/*                        FDM5.0 MTD SUPPORT                      */
/*                                                                            */
/********************************************/
#ifdef __NOR_FDM5__

static int MountDevice_INTEL(void * DriveData, void * Info)
{
   NOR_MTD_DATA * D = DriveData;
   NORLayoutInfo * Layout = D->LayoutInfo;
   kal_uint32 TotalPhysicalPages;
   kal_uint32 TblEntryShift=0,j=1;
   kal_uint32 block;
   volatile FLASH_CELL * fp;
   kal_uint32 savedMask;
   kal_uint32 data_cache_id;



   // check and assign D->LayoutInfo
   TotalPhysicalPages = (Layout->BlkSize)/(Layout->PageSize)*(Layout->TotalBlks);

   while(j<TotalPhysicalPages)
   {
      j = j << 1;
      TblEntryShift++;
   }
   TblEntryShift = TblEntryShift>>1;
   if((TblEntryShift) >8)
	   TblEntryShift=8;
   Layout->TblEntrys = 1<<TblEntryShift;

   if ( (Layout->TblEntrys * Layout->TotalLSMT) < TotalPhysicalPages)
      ASSERT(0);

   /* unlock all blocks */
   for(block=0; block< Layout->TotalBlks; block++)
   {

      fp = (volatile FLASH_CELL *) BlockAddress(D, block);

      savedMask = SaveAndSetIRQMask();
      data_cache_id = INT_DisableDataCache();
      UNLOCK_COMMAND(0)
      fp[0] = INTEL_CMD_RD_ID;
      if( fp[2] & INTEL_BLOCK_LOCK_FLAG)
         ASSERT(0);
      fp[0] = INTEL_CMD_RD_ARRAY;
      INT_RestoreDataCache(data_cache_id);
      RestoreIRQMask(savedMask);
   }

   return FS_NO_ERROR;
}

static int ShutDown_INTEL(void * DriveData)
{
   NOR_MTD_DATA * D = DriveData;
   NORBankInfo * BankInfo = D->LayoutInfo->BankInfo;
   kal_uint32 fp = (kal_uint32)D->BaseAddr;

   kal_uint32 i=0,j=0;

   for(i=0;BankInfo[i].Banks !=0;i++)
      for(j=0;j<BankInfo[i].Banks;j++)
      {
         WaitReady_INTEL((kal_uint32)fp, INTEL_WAIT_ERASE);
         fp+=(kal_uint32)BankInfo[i].BankSize;
      }
   return FS_NO_ERROR;
}

#endif   /* __NOR_FDM5__ */

/*-----------------------------------*/
#if defined(__MINI_BOOTLOADER__)

#if !defined(__COMBO_MEMORY_SUPPORT__)
NOR_MTD_Driver DriverName =
{
   MountDevice_INTEL,
#else
const NOR_MTD_Driver NORFlashMtd_INTEL =
{
   PF_DAL_MountDevice,
#endif   
   NULL, //ShutDown_INTEL,
   MapWindow,
   NULL, //EraseBlock_INTEL,
   NULL, //ProgramData_INTEL, ProgramData_SIB,
   NULL, //NonBlockEraseBlock_INTEL,
   NULL, //CheckDeviceReady_INTEL,
   NULL, //SuspendErase_INTEL,
   NULL, //ResumeErase_INTEL,
   NULL, //BlankCheck_SIB,
   NULL,
   NULL,
   NULL, //LockEraseBlkAddr_INTEL,
   NULL //IsEraseSuspended_INTEL
};

// !__MINI_BOOTLOADER__ && !__COMBO_MEMORY_SUPPORT__
#elif !defined(__COMBO_MEMORY_SUPPORT__)
NOR_MTD_Driver DriverName =
{
   MountDevice_INTEL,
   ShutDown_INTEL,
   MapWindow,
   EraseBlock_INTEL,

#ifndef __INTEL_SIBLEY__
   ProgramData_INTEL,
#else // !__INTEL_SIBLEY__
   ProgramData_SIB,
#endif

   NonBlockEraseBlock_INTEL,
   CheckDeviceReady_INTEL,
#ifdef __UBL__
   NULL,
   NULL,
#else   
   SuspendErase_INTEL,
   ResumeErase_INTEL,
#endif   
#ifndef __INTEL_SIBLEY__
   NULL,
#else
   BlankCheck_SIB,
#endif
   NULL,
   NULL,
   LockEraseBlkAddr_INTEL,
#if defined(__SINGLE_BANK_NOR_FLASH_SUPPORT__)
   IsEraseSuspended_INTEL
#else
   NULL
#endif   
};
#else //__COMBO_MEMORY_SUPPORT__

const NOR_MTD_Driver NORFlashMtd_INTEL =
{
   PF_DAL_MountDevice,
   PF_DAL_ShutDown,
   MapWindow,
   EraseBlock_INTEL,
   NULL, //ProgramData_INTEL,    ProgramData_SIB
   NonBlockEraseBlock_INTEL,
   CheckDeviceReady_INTEL,
   #ifdef __UBL__
   NULL,
   NULL,
   #else
   PF_DAL_SuspendErase,
   PF_DAL_ResumeErase,
   #endif
   NULL, //BlankCheck_SIB
   NULL,
   NULL,
   LockEraseBlkAddr_INTEL,
   NULL //IsEraseSuspended_INTEL, is not used in FDM(ESB)
};
#endif //!__MINI_BOOTLOADER__ && !__COMBO_MEMORY_SUPPORT__



#ifdef __COMBO_MEMORY_SUPPORT__

#ifdef NOR_FLASH_TYPE_INTEL_SERIES

kal_int32 ADMUX_DAL_Init_INTEL(NOR_MTD_Driver *driver, PF_MTD_Data *data)
{
   PF_Status          *map;
   
   *driver = NORFlashMtd_INTEL;
   #if !defined(__MINI_BOOTLOADER__)
   driver->ProgramData = ProgramData_INTEL;
   data->CMD->CMD_ReadStatus = PF_DAL_Dev_ReadStatus_INTEL;
   data->CMD->Resume = INTEL_CMD_RESUME;
   data->CMD->Suspend = INTEL_CMD_SUSPEND;
   map = (PF_Status*)data->StatusMap;  
   map[PF_SR_READY] = PF_INTEL_SR_READY;
   #endif

   return CMEM_NO_ERROR;
}
#endif

#ifdef __INTEL_SIBLEY__
kal_int32 ADMUX_DAL_Init_INTEL_SIBLEY(NOR_MTD_Driver *driver, PF_MTD_Data *data)
{
   PF_Status		   *map;
 
   *driver = NORFlashMtd_INTEL;
   #if !defined(__MINI_BOOTLOADER__)
   driver->ProgramData = ProgramData_SIB;
   driver->BlankCheck = BlankCheck_SIB;
   data->CMD->CMD_ReadStatus = PF_DAL_Dev_ReadStatus_INTEL;
   data->CMD->Resume = INTEL_CMD_RESUME;
   data->CMD->Suspend = INTEL_CMD_SUSPEND;
   map = (PF_Status*)data->StatusMap;  
   map[PF_SR_READY] = PF_INTEL_SR_READY;
   #endif

   return CMEM_NO_ERROR;
}
#endif 

#endif //!__COMBO_MEMORY_SUPPORT__


#endif //__INTEL_SERIES_NOR__