dcl_pmu6250_hw.h
6.7 KB
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
/*****************************************************************************
* Copyright Statement:
* --------------------
* This software is protected by Copyright and the information contained
* herein is confidential. The software may not be copied and the information
* contained herein may not be used or disclosed except with the written
* permission of MediaTek Inc. (C) 2011
*
* BY OPENING THIS FILE, BUYER HEREBY UNEQUIVOCALLY ACKNOWLEDGES AND AGREES
* THAT THE SOFTWARE/FIRMWARE AND ITS DOCUMENTATIONS ("MEDIATEK SOFTWARE")
* RECEIVED FROM MEDIATEK AND/OR ITS REPRESENTATIVES ARE PROVIDED TO BUYER ON
* AN "AS-IS" BASIS ONLY. MEDIATEK EXPRESSLY DISCLAIMS ANY AND ALL WARRANTIES,
* EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF
* MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NONINFRINGEMENT.
* NEITHER DOES MEDIATEK PROVIDE ANY WARRANTY WHATSOEVER WITH RESPECT TO THE
* SOFTWARE OF ANY THIRD PARTY WHICH MAY BE USED BY, INCORPORATED IN, OR
* SUPPLIED WITH THE MEDIATEK SOFTWARE, AND BUYER AGREES TO LOOK ONLY TO SUCH
* THIRD PARTY FOR ANY WARRANTY CLAIM RELATING THERETO. MEDIATEK SHALL ALSO
* NOT BE RESPONSIBLE FOR ANY MEDIATEK SOFTWARE RELEASES MADE TO BUYER'S
* SPECIFICATION OR TO CONFORM TO A PARTICULAR STANDARD OR OPEN FORUM.
*
* BUYER'S SOLE AND EXCLUSIVE REMEDY AND MEDIATEK'S ENTIRE AND CUMULATIVE
* LIABILITY WITH RESPECT TO THE MEDIATEK SOFTWARE RELEASED HEREUNDER WILL BE,
* AT MEDIATEK'S OPTION, TO REVISE OR REPLACE THE MEDIATEK SOFTWARE AT ISSUE,
* OR REFUND ANY SOFTWARE LICENSE FEES OR SERVICE CHARGE PAID BY BUYER TO
* MEDIATEK FOR SUCH MEDIATEK SOFTWARE AT ISSUE.
*
* THE TRANSACTION CONTEMPLATED HEREUNDER SHALL BE CONSTRUED IN ACCORDANCE
* WITH THE LAWS OF THE STATE OF CALIFORNIA, USA, EXCLUDING ITS CONFLICT OF
* LAWS PRINCIPLES. ANY DISPUTES, CONTROVERSIES OR CLAIMS ARISING THEREOF AND
* RELATED THERETO SHALL BE SETTLED BY ARBITRATION IN SAN FRANCISCO, CA, UNDER
* THE RULES OF THE INTERNATIONAL CHAMBER OF COMMERCE (ICC).
*
*****************************************************************************/
/*****************************************************************************
*
* Filename:
* ---------
* dcl_pmu6250_hw.h
*
* Project:
* --------
* Maui_Software
*
* Description:
* ------------
* This file is intended for PMU 6250 driver.
*
* Author:
* -------
* -------
*
*============================================================================
* HISTORY
* Below this line, this part is controlled by PVCS VM. DO NOT MODIFY!!
*------------------------------------------------------------------------------
* removed!
* removed!
* removed!
*
* removed!
* removed!
* removed!
* removed!
*
*------------------------------------------------------------------------------
* Upper this line, this part is controlled by PVCS VM. DO NOT MODIFY!!
*============================================================================
****************************************************************************/
#ifndef __PMU6250_HW_H__
#define __PMU6250_HW_H__
#if defined(PMU_6250_REG_API)
#define MIXED_BASE_ADDR PMU_base
#define MIXED_BASE_ADDR_END (MIXED_BASE_ADDR + 0x1000)
#include "dcl_mixedsys6250_reg.h"
/* Special Commands */
// LDO Commands
// LDO_CON0
#define LDO_BUCK_EN_OFFSET CON0_MIXED_OFFSET
#define LDO_BUCK_EN_MASK 0x0001
#define LDO_BUCK_EN_SHIFT 0
#define LDO_BUCK_ON_SEL_OFFSET CON0_MIXED_OFFSET
#define LDO_BUCK_ON_SEL_MASK 0x0002
#define LDO_BUCK_ON_SEL_SHIFT 1
#define LDO_BUCK_RS_OFFSET CON0_MIXED_OFFSET
#define LDO_BUCK_RS_MASK 0x0004
#define LDO_BUCK_RS_SHIFT 2
#define LDO_BUCK_VOL_SEL_OFFSET CON0_MIXED_OFFSET // For VCAMA, VCAMD, VSIM1, VSIM2, VIBR, VMC, VSF, VCORE
#define LDO_BUCK_VOL_SEL_MASK 0x01F0
#define LDO_BUCK_VOL_SEL_SHIFT 4
#define LDO_BUCK_NDIS_EN_OFFSET CON0_MIXED_OFFSET
#define LDO_BUCK_NDIS_EN_MASK 0x0400
#define LDO_BUCK_NDIS_EN_SHIFT 10
#define LDO_BUCK_STB_SEL_OFFSET CON0_MIXED_OFFSET
#define LDO_BUCK_STB_SEL_MASK 0x0800
#define LDO_BUCK_STB_SEL_SHIFT 11
#define LDO_BUCK_OC_AUTO_OFF_OFFSET CON0_MIXED_OFFSET
#define LDO_BUCK_OC_AUTO_OFF_MASK 0x1000
#define LDO_BUCK_OC_AUTO_OFF_SHIFT 12
#define LDO_BUCK_OCFB_EN_OFFSET CON0_MIXED_OFFSET
#define LDO_BUCK_OCFB_EN_MASK 0x2000
#define LDO_BUCK_OCFB_EN_SHIFT 13
#define LDO_BUCK_OC_FLAG_OFFSET CON0_MIXED_OFFSET
#define LDO_BUCK_OC_FLAG_MASK 0x4000
#define LDO_BUCK_OC_FLAG_SHIFT 14
#define LDO_BUCK_STATUS_OFFSET CON0_MIXED_OFFSET
#define LDO_BUCK_STATUS_MASK 0x8000
#define LDO_BUCK_STATUS_SHIFT 15
// LDO_CON1
#define LDO_CAL_OFFSET CON1_MIXED_OFFSET
#define LDO_CAL_MASK 0x00F0
#define LDO_CAL_SHIFT 4
// LDO_CON2
#define LDO_OC_TD_OFFSET CON2_MIXED_OFFSET
#define LDO_OC_TD_MASK 0x0030
#define LDO_OC_TD_SHIFT 4
#define LDO_STB_TD_OFFSET CON2_MIXED_OFFSET
#define LDO_STB_TD_MASK 0x00C0
#define LDO_STB_TD_SHIFT 6
// BUCK Commands
#define BUCK_VOSEL_SLEEP_OFFSET CON3_MIXED_OFFSET
#define BUCK_VOSEL_SLEEP_MASK 0x01F0
#define BUCK_VOSEL_SLEEP_SHIFT 4
#define BUCK_SFSTREN_OFFSET CON3_MIXED_OFFSET
#define BUCK_SFSTREN_MASK 0x0008
#define BUCK_SFSTREN_SHIFT 3
// CHR Commands
#define ADC_EN_OFFSET CON10_MIXED_OFFSET
#define ADC_EN_MASK 0x0070 // All ADC channels are enabled at same time
#define ADC_EN_SHIFT 4
// ISINK Commands
// ISINK_CON0
#define ISINK_EN_OFFSET CON0_MIXED_OFFSET
#define ISINK_EN_MASK 0x0001
#define ISINK_EN_SHIFT 0
#define ISINK_MODE_OFFSET CON0_MIXED_OFFSET
#define ISINK_MODE_MASK 0x0002
#define ISINK_MODE_SHIFT 1
#define ISINK_CHOP_ENB_OFFSET CON0_MIXED_OFFSET
#define ISINK_CHOP_ENB_MASK 0x0004
#define ISINK_CHOP_ENB_SHIFT 2
#define ISINK_STEP_OFFSET CON0_MIXED_OFFSET
#define ISINK_STEP_MASK 0x0070
#define ISINK_STEP_SHIFT 4
#define ISINK_CLKSEL_MODE_OFFSET CON0_MIXED_OFFSET
#define ISINK_CLKSEL_MODE_MASK 0x1000
#define ISINK_CLKSEL_MODE_SHIFT 12
#define ISINK_CLKSEL_OFFSET CON0_MIXED_OFFSET
#define ISINK_CLKSEL_MASK 0x2000
#define ISINK_CLKSEL_SHIFT 13
#define ISINK_STATUS_OFFSET CON0_MIXED_OFFSET
#define ISINK_STATUS_MASK 0x8000
#define ISINK_STATUS_SHIFT 15
#endif // #if defined(PMU_6250_REG_API)
#endif // #ifndef __PMU6250_HW_H__